

Directory	Sub-Directory	Filename	Type	Description
FP	—	FP.qpf	QPF File	Quartus project file
FP	—	FP.qsf	QSF File	Quartus project settings file
FP	Documentation	Adder.pdf	PDF	Design documentation for the Adder unit
FP	Documentation	ArithUnit.pdf	PDF	Design documentation for the Arithmetic Unit
FP	Documentation	Config_FS_BCLA_Dual2ChUni.pdf	PDF	Full simulation configuration for BCLA Dual 2-Channel Unified
FP	Documentation	Config_FS_ExecUnit_Cselect_SingleSW2Ch.pdf	PDF	Full simulation configuration for Execution Unit with Carry Select,

				Single SW 2-Channel
FP	Documentation	Config_FS_ExecUnit_Cskip_SingleZU2ChRev.pdf	PDF	Full simulation configuration for Execution Unit with Carry Skip, Single ZU 2-Channel Reversed
FP	Documentation	Config_FS_ExecUnit_Csum_SingleSW2ChSep.pdf	PDF	Full simulation configuration for Execution Unit with Conditiona l Sum, Single SW 2-Channel Separate
FP	Documentation	Config_FS_ExecUnit_OCPC.pdf	PDF	Full simulation configuration for Execution Unit with OCPC adder
FP	Documentation	Config_FS_Uni_BarrelShifter.pdf	PDF	Full simulation configuration for Unified Barrel Shifter

FP	Documentation	Config_TS_BarrelShifter.pdf	PDF	Test simulation configuration for Barrel Shifter
FP	Documentation	Config_TS_ExecUnit.pdf	PDF	Test simulation configuration for Execution Unit
FP	Documentation	ExecUnit.pdf	PDF	Design documentation for the Execution Unit
FP	Documentation	LogicUnit.pdf	PDF	Design documentation for the Logic Unit
FP	Documentation	ShiftUnit.pdf	PDF	Design documentation for the Shift Unit
FP	Documentation	ProjectLog-G24-0642-350-1261.xlsx	Excel	Project log for student G24-0642
FP	Documentation	ProjectLog-G24-2940-350-1261.xlsx	Excel	Project log for student G24-2940
FP	Documentation	FP-FileList-G24-350-1261.pdf		File list for this folder

FP	Documentation	FP-Report-G24-350-1261.pdf		Report
FP	Documentation	FP-Summary-G24-350-1261.pdf		Summary Report
FP	Documentation	ProjectLog-G24-1000-350-1261.xlsx	Excel	Project log for student G24-1000
FP	Documentation\OutputFiles	FP-ModelSim-Transcript-G24-350-1261.txt	Text	ModelSim simulation console transcript output
FP	Documentation\OutputFiles	FP-Quartus-Summary-G24-350-1261.txt	Text	Quartus compilation summary output
FP	Simulation	FP.mpf	MPF File	ModelSim project file
FP	Simulation	adder.vhd	VHDL	Adder component source
FP	Simulation	ArithUnit.vhd	VHDL	Arithmetic Unit top-level source
FP	Simulation	Config_FS_BCLA_Dual2ChUni.vhd	VHDL	Full simulation config: BCLA Dual 2-Channel Unified

FP	Simulation	Config_FS_Cselect_SingleSW2ChSep.vhd	VHDL	Full simulation config: Carry Select Single SW 2-Channel Separate
FP	Simulation	Config_FS_Cskip_SingleZU2ChRev.vhd	VHDL	Full simulation config: Carry Skip Single ZU 2-Channel Reversed
FP	Simulation	Config_FS_Csum_SingleSW2ChSep.vhd	VHDL	Full simulation config: Conditional Sum Single SW 2-Channel Separate
FP	Simulation	Config_FS_OCPC.vhd	VHDL	Full simulation config: OCPC adder
FP	Simulation	Config_FS_Uni_BarrelShifter.vhd	VHDL	Full simulation config: Unified Barrel Shifter
FP	Simulation	Config_TS_BarrelShifter.vhd	VHDL	Test simulation config: Barrel Shifter

FP	Simulation	ExecUnit.vhd	VHDL	Execution Unit top-level source
FP	Simulation	ShiftUnit.vhd	VHDL	Shift Unit source
FP	Simulation	TBExecUnit.vhd	VHDL	Testbench for the Execution Unit
FP	Simulation	FS_Baseline.do	Script	Full simulation script: Baseline configuration
FP	Simulation	FS_ExecUnit.do	Script	Full simulation script: Execution Unit
FP	Simulation	FS_ExecUnit_BCLA_Dual2Channel.do	Script	Full simulation script: BCLA Dual 2-Channel Unified
FP	Simulation	FS_ExecUnit_Cselect_SingleSW2Channel.do	Script	Full simulation script: Carry Select Single SW 2-Channel

FP	Simulation	FS_ExecUnit_Cskip_SingleZU2 ChRev.do	Script	Full simulation script: Carry Skip Single ZU 2-Channel Reversed
FP	Simulation	FS_ExecUnit_Csum_SingleSW 2Ch.do	Script	Full simulation script: Conditiona l Sum Single SW 2-Channel
FP	Simulation	wave_ExecUnit.do	Script	ModelSim waveform display script for Execution Unit
FP	Simulation	TS_BCD2x6_C4.do	Script	Test simulation script: BCD 2x6 C4 carry chain
FP	Simulation	TS_ExecUnit_baseline_SwapU p_C4.do	Script	Test simulation script: Baseline SwapUp C4
FP	Simulation	TS_ExecUnit_BCLA_Dual2ChU ni_A2.do	Script	Test simulation script: BCLA Dual 2-Channel Unified, A2 carry

FP	Simulation	TS_ExecUnit_BCLA_Dual2ChUni_C4.do	Script	Test simulation script: BCLA Dual 2-Channel Unified, C4 carry
FP	Simulation	TS_ExecUnit_Cselect_SingleSWSep2Ch_A2.do	Script	Test simulation script: Carry Select Single SW Sep 2-Channel, A2 carry
FP	Simulation	TS_ExecUnit_Cselect_SingleSWSep2Ch_C4.do	Script	Test simulation script: Carry Select Single SW Sep 2-Channel, C4 carry
FP	Simulation	TS_ExecUnit_Cskip_SingleZU2ChRev_A2.do	Script	Test simulation script: Carry Skip Single ZU 2-Channel Reversed, A2 carry

FP	Simulation	TS_ExecUnit_Cskip_SingleZU2 ChRev_C4.do	Script	Test simulation script: Carry Skip Single ZU 2-Channel Reversed, C4 carry
FP	Simulation	TS_ExecUnit_Csum_SingleSW Sep2Ch_A2.do	Script	Test simulation script: Conditiona l Sum Single SW Sep 2-Channel, A2 carry
FP	Simulation	TS_ExecUnit_Csum_SingleSW Sep2Ch_C4.do	Script	Test simulation script: Conditiona l Sum Single SW Sep 2-Channel, C4 carry
FP	Simulation	TS_ExecUnit_OCPC_A2.do	Script	Test simulation script: OCPC adder, A2 carry
FP	Simulation	TS_ExecUnit_OCPC_C4.do	Script	Test simulation script: OCPC adder, C4 carry

FP	Simulation	16TS_ExecUnit_BCLA_Dual2C hUni_a2.do	Script	16-bit test simulation: BCLA Dual 2-Channel Unified, A2 carry
FP	Simulation	16TS_ExecUnit_BCLA_Dual2C hUni_c4.do	Script	16-bit test simulation: BCLA Dual 2-Channel Unified, C4 carry
FP	Simulation	16TS_ExecUnit_csel_SingleSW 2Ch_a2.do	Script	16-bit test simulation: Carry Select Single SW 2-Channel, A2 carry
FP	Simulation	16TS_ExecUnit_csel_SingleSW 2Ch_c4.do	Script	16-bit test simulation: Carry Select Single SW 2-Channel, C4 carry
FP	Simulation	16TS_ExecUnit_cskip_SingleZ U2ChRev_a2.do	Script	16-bit test simulation: Carry Skip Single ZU 2-Channel Reversed, A2 carry

FP	Simulation	16TS_ExecUnit_cskip_SingleZ U2ChRev_c4.do	Script	16-bit test simulation: Carry Skip Single ZU 2-Channel Reversed, C4 carry
FP	Simulation	16TS_ExecUnit_Csum_SingleS W2Ch_a2.do	Script	16-bit test simulation: Conditiona l Sum Single SW 2-Channel, A2 carry
FP	Simulation	16TS_ExecUnit_Csum_SingleS W2Ch_c4.do	Script	16-bit test simulation: Conditiona l Sum Single SW 2-Channel, C4 carry
FP	Simulation	32TS_ExecUnit_BCLA_Dual2C hUni_a2.do	Script	32-bit test simulation: BCLA Dual 2-Channel Unified, A2 carry
FP	Simulation	32TS_ExecUnit_BCLA_Dual2C hUni_c4.do	Script	32-bit test simulation: BCLA Dual 2-Channel Unified, C4 carry

FP	Simulation	32TS_ExecUnit_CSelect_Single SW2Ch_a2.do	Script	32-bit test simulation: Carry Select Single SW 2-Channel, A2 carry
FP	Simulation	32TS_ExecUnit_CSelect_Single SW2Ch_c4.do	Script	32-bit test simulation: Carry Select Single SW 2-Channel, C4 carry
FP	Simulation	32TS_ExecUnit_Cskip_SingleZ U2ChRev_a2.do	Script	32-bit test simulation: Carry Skip Single ZU 2-Channel Reversed, A2 carry
FP	Simulation	32TS_ExecUnit_Cskip_SingleZ U2ChRev_c4.do	Script	32-bit test simulation: Carry Skip Single ZU 2-Channel Reversed, C4 carry
FP	Simulation	32TS_ExecUnit_csum_SingleS W2Ch_a2.do	Script	32-bit test simulation: Conditiona l Sum Single SW 2-Channel, A2 carry

FP	Simulation	32TS_ExecUnit_csum_SingleSW2Ch_c4.do	Script	32-bit test simulation: Conditional Sum Single SW 2-Channel, C4 carry
FP	Simulation\TestVectors	ExecUnit16.tvs	Test Vectors	16-bit Execution Unit input/output test vectors
FP	Simulation\TestVectors	ExecUnit32.tvs	Test Vectors	32-bit Execution Unit input/output test vectors
FP	Simulation\TestVectors	ExecUnit64.tvs	Test Vectors	64-bit Execution Unit input/output test vectors
FP	Simulation\TestVectors	ShiftOnly.tvs	Test Vectors	Shift-only operation test vectors
FP	Simulation\ModeISim	16a2DCB.sdo	Timing	16-bit A2 Dual Chain Barrel — standard delay output

FP	Simulation\Mode ISim	16a2DCB.vho	Timing	16-bit A2 Dual Chain Barrel — timing-ann otated netlist
FP	Simulation\Mode ISim	16a2logicunit.sdo	Timing	16-bit A2 Logic Unit — standard delay output
FP	Simulation\Mode ISim	16a2logicunit.vho	Timing	16-bit A2 Logic Unit — timing-ann otated netlist
FP	Simulation\Mode ISim	16a2rev2ch64.sdo	Timing	16-bit A2 Rev 2-Channel 64 — standard delay output
FP	Simulation\Mode ISim	16a2rev2ch64.vho	Timing	16-bit A2 Rev 2-Channel 64 — timing-ann otated netlist
FP	Simulation\Mode ISim	16a2SwapUp2ch.sdo	Timing	16-bit A2 SwapUp 2-Channel — standard delay output

FP	Simulation\Mode ISim	16a2Swapup2ch.vho	Timing	16-bit A2 SwapUp 2-Channel — timing-ann otated netlist
FP	Simulation\Mode ISim	16c4DCB.sdo	Timing	16-bit C4 Dual Chain Barrel — standard delay output
FP	Simulation\Mode ISim	16c4DCB.vho	Timing	16-bit C4 Dual Chain Barrel — timing-ann otated netlist
FP	Simulation\Mode ISim	16c4logicunit.sdo	Timing	16-bit C4 Logic Unit — standard delay output
FP	Simulation\Mode ISim	16c4logicunit.vho	Timing	16-bit C4 Logic Unit — timing-ann otated netlist
FP	Simulation\Mode ISim	16c4rev2ch64.sdo	Timing	16-bit C4 Rev 2-Channel 64 — standard delay output

FP	Simulation\Mode ISim	16c4rev2ch64.vho	Timing	16-bit C4 Rev 2-Channel 64 — timing-ann otated netlist
FP	Simulation\Mode ISim	16c4Swapup2ch.sdo	Timing	16-bit C4 SwapUp 2-Channel — standard delay output
FP	Simulation\Mode ISim	16c4Swapup2ch.vho	Timing	16-bit C4 SwapUp 2-Channel — timing-ann otated netlist
FP	Simulation\Mode ISim	16swapupa2.sdo	Timing	16-bit SwapUp A2 — standard delay output
FP	Simulation\Mode ISim	16swapupa2.vho	Timing	16-bit SwapUp A2 — timing-ann otated netlist
FP	Simulation\Mode ISim	16swapupc4.sdo	Timing	16-bit SwapUp C4 — standard delay output

FP	Simulation\Mode ISim	16swapupc4.vho	Timing	16-bit SwapUp C4 — timing-ann otated netlist
FP	Simulation\Mode ISim	32a2logicunit.sdo	Timing	32-bit A2 Logic Unit — standard delay output
FP	Simulation\Mode ISim	32a2logicunit.vho	Timing	32-bit A2 Logic Unit — timing-ann otated netlist
FP	Simulation\Mode ISim	32c4logicunit.sdo	Timing	32-bit C4 Logic Unit — standard delay output
FP	Simulation\Mode ISim	32c4logicunit.vho	Timing	32-bit C4 Logic Unit — timing-ann otated netlist
FP	Simulation\Mode ISim	32DCB_A2.sdo	Timing	32-bit A2 Dual Chain Barrel — standard delay output

FP	Simulation\Mode ISim	32DCB_A2.sdo_typ.csd	Timing	32-bit A2 Dual Chain Barrel — typical delay CSD variant
FP	Simulation\Mode ISim	32DCB_A2.vho	Timing	32-bit A2 Dual Chain Barrel — timing-ann otated netlist
FP	Simulation\Mode ISim	32DCB_C4.sdo	Timing	32-bit C4 Dual Chain Barrel — standard delay output
FP	Simulation\Mode ISim	32DCB_C4.vho	Timing	32-bit C4 Dual Chain Barrel — timing-ann otated netlist
FP	Simulation\Mode ISim	32rev2ch6a2.sdo	Timing	32-bit Rev 2-Channel 6 A2 — standard delay output
FP	Simulation\Mode ISim	32rev2ch6a2.vho	Timing	32-bit Rev 2-Channel 6 A2 — timing-ann otated netlist

FP	Simulation\Mode ISim	32rev2ch6c4.sdo	Timing	32-bit Rev 2-Channel 6 C4 — standard delay output
FP	Simulation\Mode ISim	32rev2ch6c4.vho	Timing	32-bit Rev 2-Channel 6 C4 — timing-ann otated netlist
FP	Simulation\Mode ISim	32swapupa2.sdo	Timing	32-bit SwapUp A2 — standard delay output
FP	Simulation\Mode ISim	32swapupa2.vho	Timing	32-bit SwapUp A2 — timing-ann otated netlist
FP	Simulation\Mode ISim	32swapupC4.sdo	Timing	32-bit SwapUp C4 — standard delay output
FP	Simulation\Mode ISim	32swapupC4.vho	Timing	32-bit SwapUp C4 — timing-ann otated netlist

FP	Simulation\Mode ISim	a2BCLA.sdo	Timing	A2 BCLA adder — standard delay output
FP	Simulation\Mode ISim	a2BCLA.vho	Timing	A2 BCLA adder — timing-ann otated netlist
FP	Simulation\Mode ISim	a2BCLA16.sdo	Timing	A2 16-bit BCLA — standard delay output
FP	Simulation\Mode ISim	a2BCLA16.vho	Timing	A2 16-bit BCLA — timing-ann otated netlist
FP	Simulation\Mode ISim	a2BCLA32.sdo	Timing	A2 32-bit BCLA — standard delay output
FP	Simulation\Mode ISim	a2BCLA32.vho	Timing	A2 32-bit BCLA — timing-ann otated netlist
FP	Simulation\Mode ISim	a2carryselect.sdo	Timing	A2 Carry Select adder — standard delay output

FP	Simulation\Mode ISim	a2carryselect.vho	Timing	A2 Carry Select adder — timing-ann otated netlist
FP	Simulation\Mode ISim	a2carryskip.sdo	Timing	A2 Carry Skip adder — standard delay output
FP	Simulation\Mode ISim	a2carryskip.vho	Timing	A2 Carry Skip adder — timing-ann otated netlist
FP	Simulation\Mode ISim	a2conditionalsum.sdo	Timing	A2 Conditiona l Sum adder — standard delay output
FP	Simulation\Mode ISim	a2conditionalsum.vho	Timing	A2 Conditiona l Sum adder — timing-ann otated netlist
FP	Simulation\Mode ISim	a2Csel16.sdo	Timing	A2 16-bit Carry Select — standard delay output

FP	Simulation\Mode ISim	a2Csel16.vho	Timing	A2 16-bit Carry Select — timing-ann otated netlist
FP	Simulation\Mode ISim	a2Csel32.sdo	Timing	A2 32-bit Carry Select — standard delay output
FP	Simulation\Mode ISim	a2Csel32.vho	Timing	A2 32-bit Carry Select — timing-ann otated netlist
FP	Simulation\Mode ISim	a2Cskip16.sdo	Timing	A2 16-bit Carry Skip — standard delay output
FP	Simulation\Mode ISim	a2Cskip16.vho	Timing	A2 16-bit Carry Skip — timing-ann otated netlist
FP	Simulation\Mode ISim	a2Cskip32.sdo	Timing	A2 32-bit Carry Skip — standard delay output

FP	Simulation\Mode ISim	a2Cskip32.vho	Timing	A2 32-bit Carry Skip — timing-ann otated netlist
FP	Simulation\Mode ISim	a2Csum16.sdo	Timing	A2 16-bit Conditiona l Sum — standard delay output
FP	Simulation\Mode ISim	a2Csum16.vho	Timing	A2 16-bit Conditiona l Sum — timing-ann otated netlist
FP	Simulation\Mode ISim	a2Csum32.sdo	Timing	A2 32-bit Conditiona l Sum — standard delay output
FP	Simulation\Mode ISim	a2Csum32.vho	Timing	A2 32-bit Conditiona l Sum — timing-ann otated netlist
FP	Simulation\Mode ISim	a2logicunit.sdo	Timing	A2 Logic Unit — standard delay output
FP	Simulation\Mode ISim	a2logicunit.vho	Timing	A2 Logic Unit — timing-ann

				otated netlist
FP	Simulation\Mode ISim	baselinecycleiv.sdo	Timing	Baseline Cyclone IV — standard delay output
FP	Simulation\Mode ISim	baselinecycleiv.vho	Timing	Baseline Cyclone IV — timing-ann otated netlist
FP	Simulation\Mode ISim	c4BCLA.sdo	Timing	C4 BCLA adder — standard delay output
FP	Simulation\Mode ISim	c4BCLA.vho	Timing	C4 BCLA adder — timing-ann otated netlist
FP	Simulation\Mode ISim	c4BCLA16.sdo	Timing	C4 16-bit BCLA — standard delay output
FP	Simulation\Mode ISim	c4BCLA16.vho	Timing	C4 16-bit BCLA — timing-ann otated netlist
FP	Simulation\Mode ISim	c4BCLA32.sdo	Timing	C4 32-bit BCLA — standard

				delay output
FP	Simulation\Mode ISim	c4BCLA32.vho	Timing	C4 32-bit BCLA — timing-ann otated netlist
FP	Simulation\Mode ISim	c4carryselect.sdo	Timing	C4 Carry Select adder — standard delay output
FP	Simulation\Mode ISim	c4carryskip.sdo	Timing	C4 Carry Skip adder — standard delay output
FP	Simulation\Mode ISim	c4carryskip.vho	Timing	C4 Carry Skip adder — timing-ann otated netlist
FP	Simulation\Mode ISim	c4conditionalsum.sdo	Timing	C4 Conditiona l Sum adder — standard delay output
FP	Simulation\Mode ISim	c4conditionalsum.vho	Timing	C4 Conditiona l Sum adder — timing-ann otated netlist

FP	Simulation\Mode ISim	c4Csel16.sdo	Timing	C4 16-bit Carry Select — standard delay output
FP	Simulation\Mode ISim	c4Csel16.vho	Timing	C4 16-bit Carry Select — timing-ann otated netlist
FP	Simulation\Mode ISim	c4Csel32.sdo	Timing	C4 32-bit Carry Select — standard delay output
FP	Simulation\Mode ISim	c4Csel32.vho	Timing	C4 32-bit Carry Select — timing-ann otated netlist
FP	Simulation\Mode ISim	c4Cskip16.sdo	Timing	C4 16-bit Carry Skip — standard delay output
FP	Simulation\Mode ISim	c4Cskip16.vho	Timing	C4 16-bit Carry Skip — timing-ann otated netlist

FP	Simulation\Mode ISim	c4Cskip32.sdo	Timing	C4 32-bit Carry Skip — standard delay output
FP	Simulation\Mode ISim	c4Cskip32.vho	Timing	C4 32-bit Carry Skip — timing-ann otated netlist
FP	Simulation\Mode ISim	c4Csum16.sdo	Timing	C4 16-bit Conditiona l Sum — standard delay output
FP	Simulation\Mode ISim	c4Csum16.vho	Timing	C4 16-bit Conditiona l Sum — timing-ann otated netlist
FP	Simulation\Mode ISim	c4Csum32.sdo	Timing	C4 32-bit Conditiona l Sum — standard delay output
FP	Simulation\Mode ISim	c4Csum32.vho	Timing	C4 32-bit Conditiona l Sum — timing-ann otated netlist
FP	Simulation\Mode ISim	c4logicunit.sdo	Timing	C4 Logic Unit — standard

				delay output
FP	Simulation\Mode ISim	c4logicunit.vho	Timing	C4 Logic Unit — timing-ann otated netlist
FP	Simulation\Mode ISim	dualchainbarrel_A2.sdo	Timing	Dual Chain Barrel Shifter A2 — standard delay output
FP	Simulation\Mode ISim	dualchainbarrel_A2.vho	Timing	Dual Chain Barrel Shifter A2 — timing-ann otated netlist
FP	Simulation\Mode ISim	DualChainBarrel2x6_C4.sdo	Timing	Dual Chain Barrel 2x6 C4 — standard delay output
FP	Simulation\Mode ISim	DualChainBarrel2x6_C4.vho	Timing	Dual Chain Barrel 2x6 C4 — timing-ann otated netlist

FP	Simulation\Mode ISim	Rev2Ch64_A2.sdo	Timing	Rev 2-Channel 64-bit A2 — standard delay output
FP	Simulation\Mode ISim	Rev2Ch64_A2.vho	Timing	Rev 2-Channel 64-bit A2 — timing-ann otated netlist
FP	Simulation\Mode ISim	Rev2Ch64_C4.sdo	Timing	Rev 2-Channel 64-bit C4 — standard delay output
FP	Simulation\Mode ISim	Rev2Ch64_C4.vho	Timing	Rev 2-Channel 64-bit C4 — timing-ann otated netlist
FP	Simulation\Mode ISim	SwapUP_A2.sdo	Timing	SwapUp A2 — standard delay output
FP	Simulation\Mode ISim	SwapUP_A2.vho	Timing	SwapUp A2 — timing-ann otated netlist

FP	Simulation\Mode ISim	SwapUp_C4.sdo	Timing	SwapUp C4 — standard delay output
FP	Simulation\Mode ISim	SwapUp_C4.vho	Timing	SwapUp C4 — timing-ann otated netlist
FP	SourceCode	adder.vhd	VHDL	Adder componen t source
FP	SourceCode	ArithUnit.vhd	VHDL	Arithmetic Unit top-level source
FP	SourceCode	Config_FS_BCLA_Dual2ChUni. vhd	VHDL	Full simulation config: BCLA Dual 2-Channel Unified
FP	SourceCode	Config_FS_Cselect_SingleSW2 ChSep.vhd	VHDL	Full simulation config: Carry Select Single SW 2-Channel Separate
FP	SourceCode	Config_FS_Cskip_SingleZU2Ch Rev.vhd	VHDL	Full simulation config: Carry Skip Single ZU 2-Channel Reversed

FP	SourceCode	Config_FS_Csum_SingleSW2ChannelSep.vhd	VHDL	Full simulation config: Conditional Sum Single SW 2-Channel Separate
FP	SourceCode	Config_FS_OCPC - Copy.vhd	VHDL	Full simulation config: OCPC adder (working copy)
FP	SourceCode	Config_FS_OCPC.vhd	VHDL	Full simulation config: OCPC adder
FP	SourceCode	Config_FS_Uni_BarrelShifter.vhd	VHDL	Full simulation config: Unified Barrel Shifter
FP	SourceCode	Config_TS_BarrelShifter.vhd	VHDL	Test simulation config: Barrel Shifter
FP	SourceCode	Config_TS_ExecUnit.vhd	VHDL	Test simulation config: Execution Unit
FP	SourceCode	ExecUnit.vhd	VHDL	Execution Unit

				top-level source
FP	SourceCode	LogicUnit.vhd	VHDL	Logic Unit source
FP	SourceCode	ShiftUnit.vhd	VHDL	Shift Unit source