

Overview

IOb-SoC is a RISC-V-based System-on-Chip Platform written in Verilog, which users can download for free, modify, simulate and implement in FPGA or ASIC. It supports stand-alone and boot loading modes, and can use an internal RAM or an external DDR controller via an L1/L2 cache system. The IP is currently supported in ASICs and FPGAs. Licensable commercial versions are available.

Features

- 32-bit RISC-V control CPU
- Support for Integer (I), atomic (A) and multiply/divide extensions (M)
- · Instruction and data caches
- RS232 interfaces for viewing runtime messages
- · Optional timer peripheral
- · Optional Ethernet peripheral
- · Frequency of operation at 167MHz on FPGA
- Needs external DDR4 memory controller IP

Benefits

- Compact hardware implementation
- · Can fit in low cost FPGAs
- · Can fit in small ASICs
- Very low power consumption

Deliverables

- HDL source code
- Software C source code
- Simulation testbench
- Implementation constraints for map, place and route
- Demo files for commercial FPGA board with Ethernet connectivity
- User documentation for system integration

Block Diagram




Figure 1: IOb-SoC high-level block diagram

FPGA Resources

Resource	Used
LUTs	3409
Registers	1251
DSPs	4
BRAM	257

Table 1: Implementation Resources for Xilinx Kintex Ultrascale Devices (with ROM, RAM, L1/L2 caches, DDR controller and UART)

Resource	Used
ALM	2,526
FF	1447
DSP	3
BRAM blocks	030
BRAM bits	423,424

Table 2: Implementation Resources for Intel Cyclone V Devices (with ROM, RAM, UART)

Disclaimer: IObundle reserves the right to modify the current technical specifications without notice.