

Embedded Pico Systems

Design Guide

Timing Controller – Generation 2 for Pervasive Displays 4.41" Panel

TC2-P441-231_v1.1

Classification: Confidential

Document Revision: A

© MpicoSys - 2015

All rights reserved. Reproduction in whole or in part is prohibited without the written consent of the copyright owner.

Title: Timing Controller – Generation 2 for Pervasive Displays $4.41^{\prime\prime}$

Panel - Design Guide

Revision: A Status: Approved

File name: TC2-P441-231_v1.1_DesignGuide_rA

Classification: Confidential

Reference: 2073/15-MK Department: Solutions

Date: 2015-12-04



Table of Contents

1 Pinout	3
2 Reference Design	
2.1 Notes	
2.2 Additional Board Layout Guidelines	
3 Revision History	
4 Legal Information	
4.1 Disclaimers	
5 Contact Information	

Panel - Design Guide

Revision: A Status: Approved

File name: TC2-P441-231_v1.1_DesignGuide_rA

Classification: Confidential

Reference: 2073/15-MK Department: Solutions

Date: 2015-12-04



1 Pinout

NOT	NOTE Forward slash "/" in front of the pin nar			me indicates the signal is active low.			
No.	Pin Name	Remarks	No.	Pin Name	Remarks		
1	FLASH_HOLD	External flash hold output	17	n/c	Leave open		
2	DISCHARGE_VDL (TC_BOOT)	Charge pump negative voltage discharge output Bootloader input – connect to test point or 4-pin header	18	DC_PWR_EN	Display VCC voltage enable output		
			19	VDD	Digital power supply input		
			20	VREFN	Analog power supply ground		
3	/TC_RESET	Bootloader input – connect to test	21	VREFP	Analog power supply input		
4	TC_TXD	point or 4-pin header Bootloader data output – connect	22	ADC_TEMP	Temperature sensor measure- ment input		
		to test point or 4-pin header	23	DISP_/RESET	Display source driver reset output		
5	/SPI_FLASH_CS	External flash chip select output	24	TC_RXD	Bootloader data input - connect		
6	n/c	Leave open			to test point or 4-pin header		
7	n/c	Leave open	25	SPI_MISO	Serial interface data input		
8	DISCHARGE_VCC	Display VCC voltage discharge output	26	SPI_MOSI	Serial interface data output		
			27	SPI_SCK	Serial interface clock output		
9	/TC_BUSY	Host interface busy output	28	/SPID_DISP_CS	Display chip select output		
10	TC_MISO	Host interface data output	29	DISP_OE1	Display gate driver OE output		
11	TC_MOSI	Host interface data input	30	DISP_CLKG	Display gate driver clock output		
12	/TC_CS	Host interface chip select input	31	DISP_STV_IN	Display source driver start pulse		
13	TC_SCK	Host interface clock input			output		
14	DISCHARGE_VDH	Charge pump positive voltage discharge output	32	DISP_STV_OUT	Display source driver start pulse input		
15	n/c	Leave open	33	VSS	Digital power supply ground (ex-		
16	n/c	Leave open			posed pad)		

/TC_RESET, TC_BOOT, TC_RXD and TC_TXD are the bootloader interface pins. Although firmware upgrade by the user is not supported at this stage, it is advised to connect this interface to test points or a connector to allow taking advantage of this functionality in the future.


2 Reference Design


Leave open


Schematic

16

n/c







Title: Timing Controller – Generation 2 for Pervasive Displays $4.41^{\prime\prime}$

Panel - Design Guide

Revision: A Status: Approved

File name: TC2-P441-231_v1.1_DesignGuide_rA

Classification: Confidential

Reference: 2073/15-MK Department: Solutions

Date: 2015-12-04



Bill	Bill Of Materials					
#	Reference Designator	Value	Package	Manufacturer Part #	QTY	Notes
1	C1	47uF/6V3	CASE-B	TM3B476K6R3CBA	1	
2	C2,C4,C6,C7	10nF/50V/X5R	1608	VJ0603Y103KXAAC	4	This MPN is X7R
3	C3	100nF/50V/X5R	1608	C1608X7R1H104K080AA	1	This MPN is X7R
4	C5,C8	1uF/10V/X5R	1608	GRM188R61E105KA12D	2	This MPN is 25V
5	C9,C12,C13,C17,C23,C24, C25,C26	2.2uF/16V/X5R	1608	C1608X5R1C225M	8	
6	C10,C11	2.2uF/6V3/X5R	1608	C1608X5R1C225M	2	This MPN is 16V
7	C14,C15,C18,C19,C20,C21, C22	2.2uF/25V/X5R	1608	GRM188R61E225KA12D	7	
8	C16	10uF/6V3/X5R	2012	CC0805KRX5R5BB106	1	
9	D1	RB521S-30	SOD-523	RB521S-30TE61	1	Possible replacement: Schottky diode with Ir<30uA Vrrm>25V
10	Q1,Q2	NTR4171P	S0T-23	NTR4171PT1G	2	Only this MPN
11	Q3	2N7002T	S0T523	2N7002T-7-F	1	
12	R1	22kR	1608	ERJ-3GEYJ223V	1	
13	R2	2.2R	1608	ERJ-3GEYJ2R2V	1	
14	R3,R5	100kR	1608	CRCW0603100KJNEA	2	
15	R4	10kR	1608	CRCW060310K0JNEA	1	
16	R6	47kR	1608	ERJ-3GEYJ473V	1	
17	R7	NTC 47kR (B=4030K)	1608	NCP18WB473E03RB	1	Only this MPN
18	R8	22kR/1%	1608	CRCW060322K0FKEA	1	
19	R9	220R	1608	ERJ-3GEYJ221V	1	
20	R10	2.2kR	1608	ERJ-3GEYJ222V	1	
21	U1	TC2-P441	HVQFN33	TC2-P441-231_v1.1	1	Only this MPN
22	U2	AT25DF081A	SOIC8	AT25DF081A-SSH	1	Possible replacements: A25L020C0-F
23	X1	FCI 62684-501100ALF	N/A	62684-501100ALF	1	Possible replacement: FH28E-50S-0.5SH(05)

Table 2.1: TC2-P441-231_v1.1 Reference Design Bill of Materials

Panel - Design Guide

Revision: A Status: Approved

File name: TC2-P441-231_v1.1_DesignGuide_rA

Classification: Confidential

Reference: 2073/15-MK
Department: Solutions

Date: 2015-12-04



2.1 Notes

This section elaborates on the notes found on the schematics.

[1] VDD Requirements

VDD has to be supplied from a stable power supply in the range of 2.7V to 3.6V. An example solution based on MCP1623 Low-Voltage Input Boost Regulator is shown on the Figure 2.1 below. Please note the example is provided as a guidance only, that can be referred to if the power supply provided by the host is not stable or below operating range.




Figure 2.1: VDD stabilization example

[2] Power Switch Proposal

It is recommended to use an analog switch for the system to conserve the battery energy. The switch is driven by /TC_EN signal (active low) that has to be provided by the host.

[3] Peak current suppressor

Current peaks appear on the display power supply VCC during charge pump start. If the application works from small coin cells batteries it is advised to design the peak current suppressor built from C1, R2 components.

2.2 Additional Board Layout Guidelines

- SPI_SCK, SPI_MOSI, and SPI_MISO should be laid out on top of the ground plane. No other signal line should lead along the above mentioned lines, in close proximity.
- The trace between C1 capacitor, through Q2 transistor source, to VCC, should be kept thick and straight to ensure low resistance and inductance.
- C46 capacitor and Q2 transistor should be placed close to the display VCC input voltage (close to C10 and C11 capacitors).
- C2, C3 decoupling capacitors should be grouped in a pair and connected between the TC pins VDD and VSS with as short trace as possible. The 10nF capacitor should be placed closer to the VDD pin than the 100nF capacitor.

Panel - Design Guide

Revision: A Status: Approved

File name: TC2-P441-231_v1.1_DesignGuide_rA

Classification: Confidential

Reference: 2073/15-MK Department: Solutions

Date: 2015-12-04



- C4, C5 decoupling capacitors should be grouped in a pair and connected between the TC pins VREFP and VREFN with as short trace as possible. The VREFN should be connected directly to the TC exposed ground pad (pin 33), and VREFP with the TC supply VDD with a short trace. The 100nF capacitor should be placed closer to the VREFP pin than the 1uF capacitor.
- C9, C10, C11, C12, C13, C14 and C15 decoupling capacitors should be placed close to the X1 ZIF connector.
- C16, C17, C18, C19, C20, C21, C22, C23, C24, C25 and C26 charge pump capacitors should be placed close to the X1 ZIF connector with maximum 20 mm long traces.
- Node between the TC pin 22, R7, R8 resistors, and C6 capacitor is noise sensitive. It is recommended to keep this node area small and place the C6 capacitor close to the TC pin 22. C6 capacitor ground should be well connected with TC ground (low impedance.)

Panel - Design Guide

Revision: A Status: Approved

File name: TC2-P441-231_v1.1_DesignGuide_rA

Classification: Confidential

Reference: 2073/15-MK Department: Solutions

Date: 2015-12-04



3 Revision History

Document Revision	Release Date	Document Status	Supersedes
Α	2015-12-04	Approved	-

Table 3.1: Revision history

Document Revision	Change Log
Α	Initial version

Table 3.2: Change log

Panel - Design Guide

Revision: A
Status: Approved
File name: TC2-P441-231_v1.1_DesignGuide_rA

Classification: Confidential

Reference: 2073/15-MK
Department: Solutions
Date: 2015-12-04



4 Legal Information

Draft

The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. MpicoSys does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet

A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local MpicoSys sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Data sheet

A document intended to give a full description of the product details that a customer needs to implement the product in their design.

4.1 Disclaimers

General

Information in this document is believed to be accurate and reliable. However, MpicoSys does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes

MpicoSys reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use

MpicoSys products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of a MpicoSys product can reasonably be expected to result in personal injury, death or severe property or environmental damage. MpicoSys accepts no liability for inclusion and/or use of MpicoSys products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk. Product described in this document is intended for development purposes only and comes without any warranty. MpicoSys accepts no liability for inclusion and/or use of MpicoSys products in commercial products or applications and therefore such inclusion and/or use is at the customer's own risk.

Any software is provided "as is" and any expressed or implied warranties are disclaimed. In no event shall MpicoSys be liable for any direct, indirect, incidental, special, exemplary, or consequential damages (including, but not limited to, procurement of substitute goods or services; loss of use, data, or profits; or business interruption) however caused and on any theory of liability, arising in any way out of the use of the software.

Applications

Applications that are described herein for any of these products are for illustrative purposes only. MpicoSys makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Absolute maximum ratings

Stress above one or more limiting values of Absolute Maximum Ratings System (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale

MpicoSys products are sold subject to the general terms and conditions of commercial sale, as published at http://www.mpicosys.com/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by MpicoSys. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license

Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Title: Timing Controller – Generation 2 for Pervasive Displays $4.41^{\prime\prime}$

Panel - Design Guide

Revision: A Status: Approved

Department: Solutions File name: TC2-P441-231_v1.1_DesignGuide_rA Date: 2015-12-04

Classification: Confidential

Reference: 2073/15-MK

5 **Contact Information**

For additional information please visit mpicosys.com.

Please contact <u>sales@mpicosys.com</u> for commercial information.

For technical support please contact support@mpicosys.com.