# 105-2 CA with Embedded DSD Homework 1

TA Information 周敬堯,電二 232 實驗室 ENDpj@access.ee.ntu.edu.tw

# 1. 8-bit arithmetic logic unit (ALU) (40%)

In problem 1, you are asked to model an 8-bit arithmetic logic unit (ALU). The input and output ports are defined in Figure 1. The functions of ALU are defined in Table 1.




Figure 1

Table 1

Control	Description	Function
Signal(ctrl)		
0000	Add(signed)	out = x + y Carry:進位
0001	Sub(signed)	out = x - y Carry:借位
0010	And	out = and(x, y)
0011	Or	out = or(x, y)
0100	Not	out = not(x)
0101	Xor	out = xor(x, y)
0110	Nor	out = nor(x, y)
0111	Shift left logical variable	out = $y << x[2:0]$
1000	Shift right logical variable	out = $y >> x[2:0]$
1001	Shift right arithmetic	out = $\{x[7],x[7:1]\}$
1010	Rotate left	out = $\{x[6:0], x[7]\}$
1011	Rotate right	out = $\{x[0], x[7:1]\}$

1100	Equal	out = $(x==y)$ ?1:0
1101	NOP(No operation)	out = 0
1110	NOP	out = 0
1111	NOP	out = 0

PS: Carry除了加減法運算之外,其餘皆為Don't Care!

# (1) (10%)

Use Verilog to implement the **RT**-level (use *continuous assignment, assign*) model of the 8-bit ALU. Modify the "alu\_rtl.v" file, which contains the module name and input/output ports. Use the given test bench, "alu\_rtl\_tb.v" to verify you design. To simulate, use the following command

#### (2) (15%)


Use Verilog to implement the **behavior**—level (use *event-driven construct*, *always block*) model of the 8-bit ALU. The input and output ports are the same as previous one. Modify the "alu.v" file, and use the given test bench, "alu\_tb.v" to verify you design. To simulate, use the following command

#### (3) (15%)

The given test bench "alu\_tb.v" doesn't check the all required functions of the ALU. You need to modify the given test bench and rename the test bench to "alu\_rtl\_tb2.v" and "alu\_tb2.v" (They are the same but for different modules!). Use your modified test bench to verify if all functions of your design are correct. Show the waveform results. Describe how you verify the correctness in your report.

# 2. 8x8 Register File (30%)

A register file consists of a set of registers which can be read or written. There are 8 registers in this register file, and the width of the register is 8-bits. The input and output ports are described in Figure 2.



You must follow these specifications:

# A. I/O Port Functionality

(1)busW: 8 bit input data bus

(2)busX \cdot busY: 8 bit output data buses

(3)WEN: active high write enable (WEN==1)

(4)RW:select one among 8 registers to be written

(5)RX: select one among 8 registers to be read, output on busX

(6)RY: select one among 8 registers to be read, output on busY

# B. Register File

- (1) 8 registers.
- (2) \$r0~\$r7
- (3) \$r0=zero (constant zero, don't care any write operation)

# C. Write Operation

- (1)BusX and busY could be an arbitrary 8-bit vector during write operation
- (2)The data on busW will be written into a specified register synchronously on positive edge of **Clk**
- (3)RW is the index of register to be written.

#### D. Read Operation

(1) The register file behaves as a combinational logic block when reading

- (2) Read the data in the register file **asynchronously**
- (1) (15%)

Implement the 8 8-bit register file in Verilog. Modify "register\_file.v", which contains the module name and input/output ports.

# (2) (15%)(送分)

Write the testbench ("register\_file\_tb.v") to verify your design. Run a simulation by using the following command:

ncverilog register\_file\_tb.v register\_file.v +access+r

You must consider the following requirement:

- A. You need to write a test bench and generate random test patterns to verify your register file.
- B. Test patterns need to toggle every bit in the register bank.
- C. Your test bench should verify the functionally of the register file automatically.

# 3. Simple Calculator (30%)

Combine the previous two designs into a simple calculator unit. You can use this unit to execute some simple programs. The input and output ports are defined in Figure 3. And there is a control signal "Sel" to select which data is input to ALU.

- (1) When Sel = 0, DataIn is passed to port x of ALU.
- (2) When Sel = 1, the data loaded to port x of ALU is from register file.




Figure 3

You must define the following ports in your design:

- A. Input Port
  - (1) Clk
  - (2) WEN
  - (3) RW
  - (4) RX
  - (5) RY
  - (6) DataIn
  - (7) Sel
  - (8) Ctrl
- B. Output Port
  - (1)busY
  - (2)Carry

#### (1)(10%)

Use the previous two modules to implement the simple calculator unit ("simple\_calculator.v"). Use the always block to describe the multiplexer.

# (2) (10%)(送分)

Write a testbench ("simple\_calculator \_tb.v") to verify your design. You may use arbitrary test vector to verify the functionality of the simple calculator. Explain how you verify the simple calculator in your report.

# (3) (10%)(送分)

Write a program for the simple calculator. Modify the testbench in 3-(2) to feed these meaningful test vectors (program of a calculator) into simple calculator and verify the result from **busY** automatically (if you just observe the correctness from waveform, you won't get full 10 points in 3-(3)). Use **\$display** to show the whether the execution result is correct. Please explain your verification approach in details.

(Example of program: multiplication or division)

# **Submission requirement:**

1. All the files need to be compressed as a single ZIP or RAR file. Send this file to TA via FTP:

Address: 140.112.20.128 Port: 1232

Account : CA\_STUDENT Password : ca2017

#### **Example of filename**

CA\_HW1\_b03943135.zip CA\_HW1\_b03943135\_v2.zip

Your submitted file should include the following files:

CA\_HW1\_b03943135/

1-ALU/ 1\_RTL/ alu\_rtl.v

1-ALU/1 RTL/alu rtl tb2.v

1-ALU/ 2\_Behavior/ alu.v

1-ALU/ 2\_Behavior/ alu\_tb2.v

- 2-RegisterFile/register\_file.v
- 2-RegisterFile/register\_file\_tb.v
- 3-SimpleCalculator/ simple\_calculator.v
- 3-SimpleCalculator/ simple\_calculator \_tb.v

Report\_ HW1\_b03943135.pdf

2. The homework will be graded ONLY IF the filename of your submission are correct!