

LECTURE COMPUTER ARCHITECTURE

### EMBEDDED PROGRAMMING

RAINER KELLER



#### HOCHSCHULE ESSLINGEN

#### CONTENT

- 1 Basic features of the HCS12
- 2 Hello World in an embedded world
- 3 Register model, Data Types, Addressing
- 4 Instruction Set
- 5 Stack
- 6 Code size and execution speed



#### **GOALS FOR TODAY**




- How the Compiler translates into Machine Language and
- How that executes on the CPU
- Difference between ABI vs. API
- Know the Dragon12 components

#### **HOW A COMPILER WORKS**



- A Compiler translates one byte representation to another; or better:
- From (human readable) language to binary representation of CPU:

gcc -Wall -O2 -o app file.c # All Warnings, Optimization



 The compiler has to map the C and Assembler code and data to an executable binary for target machine → ABI for Cross Development



### ABI & API

#### APPLICATION BINARY INTERFACE



#### The application binary interface (ABI) defines:

- Processor instruction set and availability to user (CPU operating mode)
- How data is accessed (size of types, alignment of data, MSB/LSB?)
- Calling Convention:
  - How parameters are passed (Call-by-ref./...-value, reg-/stack-usage)
  - Which registers are caller-, which are callee-saved (on stack...)
  - Symbol naming/visibility for constants/functions/methods (think classes/namespaces)

#### And is defined by:

- The given hardware (CPU and the memory architecture), e.g.:
  - x86 with 20 Bit address space, RAM+ROM within 640kB to 1 MB...
  - x86-64 with 64 bit address space, RAM+ROM within 640kB, many GPR, legacy FP registers, modern AVX, AVX2 and AVX512 registers
- The chosen Compiler & Tools provided for this Operating system.
   e.g. GNU C Compiler on Linux Operating system (vs. Fortran, vs. Win)



#### 32-BIT AND 64-BIT REGISTER USAGE

Architectures have been extended from 8- and 16-bit time-and-again...

Upon resizing registers, the ABIs had to be redefined as well.

Concepts (I=integer, L=long, LL=long long, P=Pointer) for 64bit:

Туре	ILP32	LLP64	LP64	ILP64
short	16	16	16	16
int	32	32	32	64
long	32	32	64	64
long long	64	64	64	64
pointer, size_t	32	64	64	64

- ILP32 used on x86-64 as x32 and on ARM arm64ilp32 for Linux
- LLP64 Microsoft Windows on x86-64 and IA64 (including MinGW)
- LP64 Most Unixes like Linux, BSD (MacOS), but also CygWin
- ILP64 Port of Solaris on SPARC64

#### Why is that important?

Casting Pointer to long (or some other "small" integer) is wrong. Use uintptr\_t or intptr\_t when casting..

#### HOCHSCHULE ESSLINGEN

#### ABI OF A REDUCED INSTRUCTION SET COMPUTER

Consider a 16-bit RISC CPU with von-Neumann architecture:

- Registers are 16-bit wide, the natural data word size  $n_{DAT} = 16$  bit
- Address and Data bus are the same, so  $n_{ADR} = 16$  bit
- Smallest addressable unit  $n_{min} = 2$  Bytes Address space:  $N = 2^{nADR} * n_{min} = 2^{16}$  Byte \* 2 = 128 kB
- Multibyte values stored in most-significant byte MSB-order: <u>Big Endian</u>
- Compiler has to acknowledge alignment and either pad data in structures < 4 Bytes, or re-order data in structures:</li>

```
struct values {
    // Last name initial
                                       0x0000
    // here ASCII 'K':$4b
                                                                  0x10000
                                       0x0002
                                                 00 02
    char initial;
                                                                  0 \times 10002
                                       0 \times 0 0 0 4
    // 4 Bytes yearly income
                                                 ca fe
                                                                  0x10004
    // here: $2cafe
                                       0x0006
                                                 07 e7
                                                                  0x10006
    int income;
    // 2 Bytes year value
                                       0xfffe
                                CPU
    // here: year $7e7
                                                                  0x1fffe
    short year;
                    16-bit Address & 3
                    Data Bus
```

- 1. Due to n<sub>min</sub>=2 HW alignment, RAM still uses all 16 bits in address, i.e. implicit left shift of 1!
- 2. As an Exercise: Please visualize the storage in case of a little Endian System Computer Architecture, Profs R. Keller, J. Friedrich, W. Zimmermann



# Hardware Freescale 68HC12 / HCS12 Dragon-12 Board

#### **INFORMATION ON FREESCALE HCS12**



- Von Neumann architecture
- Complex Instruction Set (CISC)
- Data word size n<sub>DAT</sub> = 16 bit
- Address word size n<sub>ADR</sub> = 16 bit
- Smallest addressable unit n<sub>min</sub> = 1 Byte
   Address space: N = 2<sup>nADR</sup> \* n<sub>min</sub> = 2<sup>16</sup> Byte = 64 kB extensible via memory banking (pages)
- No memory alignment, i.e. instructions & data can start at any address
- Multi-byte values stored in Big Endian (MSB first) sequence
   Memory Access requires address of the first byte and length of data

#### Literature:

- https://www.nxp.com/docs/en/data-sheet/MC9S12DP256.pdf
- Barret, S.: Embedded systems design and applications with the 68HC12 and HCS12, Pearson, 2005, Available in Bücherei Esslingen
- Lipovski, G.: Introduction to microcontrollers: architecture, programm.,
   and interfacing for the Freescale 68HC12, Elsevier, Online (via VPN)

#### HOCHSCHULE **ESSLINGEN**

#### **BLOCK DIAGRAM: MICROCONTROLLER MC9S12DP256**

MC9S12DP256 112-Pin Block Diagram


Circuits on the Dragon-12 Board marked in blue!

Port A: 8-Bit inout

Port B: 8-Bit out


LEDs and LCD Display

The HCS12 microcontroller family has ~120 different memory configurations & mix of peripherals




#### **DRAGON-12 EVALUATION BOARD**





#### IDE FREESCALE CODEWARRIOR





#### MC9S12DP256 MEMORY MAP



The HCS12 has several operating modes. In the lab / Dragon12 we use the "Normal Single Chip Mode" without external memory.

_	- ,				
\$0000	HW/SW Interface: Registers to	All peripherals are <b>memory-mapped</b> , i.e. for			
	control the on-chip-peripherals 1kB	SW, their registers look like variables			
\$0400	EEPROM 3kB	The EEPROM has 4kB, but 1kB is shadowed by the peripheral registers.			
\$1000	RAM	Stack for debug monitor program at the end of			
	12kB	the RAM area (36 Bytes, don't overwrite)			
_	1210				
\$4000	Flash-ROM				
	16kB				
	TORD	This address range can be used to map			
\$8000	Paged Flash-ROM	additional 16kB Flash-ROM pages (Page			
	16kB	Window selected by PPAGE-register) →			
¢ < 0 0 0	1000	Memory extension to > 64kB			
\$C000	Flash-ROM				
	16kB	\$F780 \$FE00: <b>Debugger monitor program</b>			
\$FFFF	1010	\$FF00 \$FFFF: Interrupt Vector Table 256B			
	See MC9S12DP256.pdf, p121				
Computer Architecture, Profs R. Keller, J. Friedrich, W. Zimmermann					




## Programming the Freescale 68HC12 / HCS12





- 1. Follow the installation script CA3 CW Installation.pdf
- 2. Start the IDE:



- Creating a new project, the IDE queries the target CPU You don't need the Rapid Development Options
- 4. The default settings will create an pre-generated main.c which includes derivative.h, which includes mc9s12dp256.h
- 5. In case You have HW: choose HCS12 Serial Monitor (select COM1...)

#### HELLO EMBEDDED WORLD 1/7



The first program is always "Hello World"...

However, as we're on a typical embedded system, we don't have a

Keyboard, or a display... But we have LEDs:

Through the Toggle Ports we may switch Blinking LEDs.

This requires some setup:

#### **Step 1: What is the hardware setup of the evaluation board?**

Where are the LEDs connected and how can they be controlled?

#### See

#### **ON-BOARD HARDWARE**

Dragon12 getting started.pdf

Each port B line is monitored by a LED. It works OK in single chip mode. If the board is used in expanded mode, the port B becomes the address/data bus AD0-AD7 and the LEDs will add to much load on the bus. In order to make it work in expended mode, the J24A and J24B must be removed to disable the 7-segment LED display and the PB0-PB7 LEDs.


The port A is used as the 4X4 keypad interface in single chip mode, but in expanded mode, the port A becomes the address/data bus AD8-AD15 and it cannot be connected with a keypad.

The port H is connected to an 8-position DIPswitch. The DIPswitch is connected to GND via the RN9 (eight 4.7K resistors), so it's not dead short to GND. When the port H is programmed as an output port, the DIPswitch setting is ignored.

#### HELLO EMBEDDED WORLD 2/7



#### Step 2: Hardware setup of the microcontroller? Please note Revision E!



Port J1 as Output set to 0, and Port B0...7 as output and set to 0 or 1...

#### HELLO EMBEDDED WORLD 3/7



#### **Step 2: Hardware setup of the microcontroller?**

Where are I/O ports in the memory address range and how to program?

DDR: Data Direction Register, Bit 0: high-impedance input, Bit 1: output

See MC9S12DP256.pdf P66ff & p129ff

PORTB — P	PORTB — Port B Register							
Address Offse	Address Offset: \$0001							
	Bit 7	6	5	4	3	2	1	Bit 0
Single Chip	Bit 7	6	5	4	3	2	1	Bit 0
Reset:		•	•	Unaffecte	d by reset			
Expanded & Periph:	ADDR7/ DATA7	ADDR6/ DATA6	ADDR5/ DATA5	ADDR4/ DATA4	ADDR3/ DATA3	ADDR2/ DATA2	ADDR1/ DATA1	ADDR0/ DATA0
Expanded narrow	ADDR7	ADDR6	ADDR5	ADDR4	ADDR3	ADDR2	ADDR1	ADDR0

Port B bits 7 through 0 are associated with address lines A7 through A0 respectively and data lines D7 through D0 respectively. When this port is not used for external addresses, such as in single-chip mode, these pins can be used as general purpose I/O. Data Direction Register B (DDRB) determines the primary direction of each pin. DDRB also determines the source of data for a read of PORTB.

This register is not in the on-chip map in expanded and peripheral modes.

#### **CAUTION:**

To ensure that you read the value present on the PORTB pins, always wait at least two cycles after writing to the DDRB register before reading from the PORTB register.

Read and write: anytime (provided this register is in the map).

• •	oud and miles any miles	o (p. o	
WR (D)	WR (D)	PORTX VOE (D)	(A)
Data Direction Register DDRx	Data Register (Write) V	Data Register (Read) CE	
CE In/Out	OE (z)	(z) CE <sub>DD</sub>	

#### **DDRB** — Port B Data Direction Register

Address Offset: \$0003								
	Bit 7	6	5	4	3	2	1	Bit 0
	Bit 7	6	5	4	3	2	1	Bit 0
Reset:	0	0	0	0	0	0	0	0

This register controls the data direction for Port B. When Port B is operating as a general purpose I/O port, DDRB determines the primary direction for each Port B pin. A "1" causes the associated port pin to be an output and a "0" causes the associated pin to be a high-impedance input. The value in a DDR bit also affects the source of data for reads of the corresponding PORTB register. If the DDR bit is zero (input) the buffered pin input is read. If the DDR bit is one (output) the output of the port data latch is read.

This register is not in the on-chip map in expanded and peripheral modes. It is reset to \$00 so the DDR does not override the three-state control signals.

Read and write: anytime (provided this register is in the map).

#### DDRB7-0 - Data Direction Port B

0 = Configure the corresponding I/O pin as an input

1 = Configure the corresponding I/O pin as an output

#### Same for Port J:

Data register PTJ at address \$0268
Data direction register DDRJ at address \$026A

Comp&teipiAldhitecturetsProid R. Keller, J. Friedrich, W. Zimmermann

#### HELLO EMBEDDED WORLD 4/7



### **Step 3: Development environment, program design and coding** How do I write and compile a program?

- Installation and use the IDE see documentation package
- Instead of coding hexadecimal addresses for Port B, the IDE provides include files defining symbols for registers and their respective bit, e.g.

Predefined Symbols in Include-Files for		For C Programs mc9s12dp256.h	For ASM Programs mc9s12dp256.inc
Port B	Port	<pre>#define PORTB (*(char*) 0x0001)</pre>	PORTB: equ \$0001
	PortB Bit0	<pre>#define PORTB_BIT0 PORTB.Bits.BIT0</pre>	
	•••		
	DDRB	<pre>#define DDRB (*(char*) 0x0003)</pre>	DDRB: equ \$0003
Port J	Port	#define PTJ (*(char*) 0x0268)	PTJ: equ \$0268
	PTJ BitO	#define PTJ_PTJ0 PTJ.Bits.PTJ0	

#### HELLO EMBEDDED WORLD 5/7



## Code Design Start **Configure LED Ports** Enable every odd LED Toggle LEDs **Busy-waiting** oop

```
C-Code (see project BlinkingLeds.mcp)
```


```
#include <hidef.h> // Defines for Debugger
#include <mc9s12dp256.h> // CPU specific defines
// #pragma LINK INFO DERIVATIVE "mc9s12dp256b"
#define IMAX 200*1000L // Delay loop counter
long i;
void main(void) {
    EnableInterrupts; // Allow for debugger
    DDRJ DDRJ1 = 1; // Port J.1 as output
    PTJ \overline{PTJ1} = 0; // J.1=0 --> Activate LEDs
    DDRB = 0xff; // Port B all Pins as outputs
    PORTB = 0x55; // Turn on every other LED
    for(;;) { // Main/Endless Loop
        PORTB = ~PORTB;//Toggle LEDs (Bitwise Not)
        for (i=IMAX; i>0; i--) {
            // Delay loop
```

#### HELLO EMBEDDED WORLD 6/7



#### **Step 4: Development Environment**

How do I compile a program?



- Once You're done writing code, You may "make" it....
   This takes all .c/.asm files in Link Order and compiles and links them
- In order to execute it in the Simulator / on the HCS12, click the debug


#### HELLO EMBEDDED WORLD 7/7



#### **Step 5: Debug Environment**

How do I debug my running program?

Continue Single step / execution Instr. step





## Evaluating Freescale 68HC12 / HCS12



#### MEMORY REQUIREMENTS HELLO EMBEDDED WORLD

The memory requirements are available in file proj\_name.map:

```
Summary of section sizes per section type:

READ_ONLY (R): 8E (dec:142) \leftarrow ROM: Program code + constant data

READ_WRITE (R/W):104 (dec:260) \leftarrow RAM: Variable data 4 Byte (+Stack 256 B)

NO_INIT (N/I): 23D (dec:573) \leftarrow Peripheral registers (fixed for all progs...)
```

The C compiler doesn't (by default) optimize... By manually programming in machine language (assembler), faster and smaller code is possible.

```
Summary of section sizes per section type: READ_ONLY (R): 2A (dec:42) \leftarrow ROM: Program code + constant data READ_WRITE (R/W):100 (dec:256) \leftarrow RAM: Variable data 0 Byte (+Stack 256 B)
```

Execution (in CPU clock Ticks in Simulator, for loop IMAX length of 1):

Run time	С	ASM
CPU Reset until Toggle	101 clocks	21 clocks
1 loop cycle Toggle LEDs	53 clocks	19 clocks

Here the stack could have been reduced in the C program – in the ASM without debugging support, we could've eliminated the Stack altogether.





#### Blinking LEDs, optimized HCS12 Assembler (BlinkingLedsAsm.mcp)

```
INCLUDE 'derivative.inc'; Generated file, includes m9s12dp12.inc
    XDEF Entry, Startup, main; Export symbols to reference in C/C++
    XREF SEG END SSTACK ; Symbol defined by linker: end of stack
IMAX: EOU 2048
                            ; Symbolic constant: Delay count
main: SECTION
Startup:
Entry:
    LDS # SEG END SSTACK ; initialize the stack pointer
    CI_{1}I
                          ; enable interrupts
                       ; Bit Set: Port J.1 as output
    BSET DDRJ, #2
                       ; Bit Clear: J.1=0 --> Activate LEDs
    BCLR PTJ, #2
    MOVB #$FF, DDRB ; $FF -> DDRB: Port B.7...0 as outputs (LEDs)
    MOVB #$55, PORTB
                          ; $55 -> PORTB: Turn on every other LED
loop:
                          ; Complement PortB: Toggle every other LED
    COM PORTB
   T.DX #TMAX
                          ; X contains counter
waitO:
    LDY #IMAX
                          ; Two nested counter loops with registers X and Y
wait.T:
    DBNE Y, waitI
                 ; Decrement Y, branch to waitI if not equal to 0
    DBNE X, waitO ; Decrement X, branch to waitO if not equal to 0
    BRA loop
                          ; Branch to loop creating an endless loop
```




## Register Model Freescale 68HC12 / HCS12





See 001-S12CPUV2- ReferenceManual.pdf, p25



Computer Architecture, Profs R. Keller, J. Friedrich, W. Zimmermann





			HCS12	80x86
		Assembler	HCS12 C *1	Visual C++
Natural	numbers (unsigned) *2			
Whole r	numbers (signed, 2s-complement)			
8 bit	-128 +127 0 255	DC.B, DS.B *3		nar ed char
16 bit	-32768 +32767 0 65535	DC.W, DS.W *3	short int unsigned short	short unsigned short
32 bit	-2147483648+2147483647 0 4294967296	DC.L,DS.L*3	long unsigned long	<pre>int / long unsigned int/long</pre>
Floating	point numbers:			
	IEEE 32-Bit		float, double *1	float
	IEEE 64-bit		(double) *1	double
Addresses / Pointers (to all data types)		16 bit (near pointer)	16 bit (near pointer)	32 bit or 64 bit
Bit field		1 bit	8, 16 or 32 bit	32 bit
Enumeration			16 bit	32 bit
Array		*3	datatype name[count]	
Structur	re, union		struct, union	



#### CODING OF NUMBERS AND STRING CONSTANTS

	HCS12 Asm	С	
Decimal (Base 10)	-34, 128		
Hexadecimal (Base 16)	\$3f8a, -\$3f	0x3f8a	
Octal (Base 8)	@7345	07345 - don't use ;)	
Dual	%10101001	0b10101001	
Floating-point		3.141 <b>or</b> 1.6e-19	
ASCII character	'Z'		
ASCIIZ string *4	"This is a string",0	"This is a string"	

<sup>\*1</sup> Bit size of most data types are configurable via HCS12 compiler options

Constant in ROM memory: name: DC.B val or name: DC.B count, val Similarly defines constant in ROM initialized to value val.

<sup>\*2</sup> Assembler does not differentiate between signed and unsigned data

Variable in RAM memory: name: DS.B count defines 8 bit variables in RAM, which can be used via their name. The variables are not initialized. Use count > 1 to define an array. Use DS.W and DS.L to define 16 bit or 32 bit variables and arrays.

<sup>&</sup>lt;sup>\*4</sup> In C, Strings are implicitly zero-terminated, this has to be explicitly specified in ASM

#### OPERAND ADDRESSING MODES 1/4



See 001-S12CPUV2- ReferenceManual.pdf, p25ff

HCS12 is a two-address CPU, i.e. a CPU instruction can have up to two operands. One of the operands (destination operand) will be overwritten by the instruction result:

#### Register operands Instr. SRC, DEST

(Explicit) Register Address	INST reg[, optional_reg2] Registers are explicitly specified as operands. Rarely used, HCS12 prefers implicit registers		
Example:	TFR D, X Copy value of register D to register X		
Implicit (Register) Address	INST The operand (one of registers A, B, D, X, Y, SP) is implicitly used in the instruction mnemonic.		
Example:	Increment the value of register X		

#### Memory variable operand

<b>Direct Address</b> DIR 8bit, EXT 16bit Address	INST address The operand's memory address is part of the instruction. Programmers typically use variable names rather than addresses. The address is		
	assigned by the linker from the compiler's / assembler's output.		
Example:	LDD var1 Load D with the value of the variable var1. LDD \$2000 Load D with the value at memory address \$2000.		
	1100 42000	Load D with the value at memory address \$2000.	

Computer Architecture, Profs R. Keller, J. Friedrich, W. Zimmermann

#### OPERAND ADDRESSING MODES 2/4



#### Constant operands

Immediate Operand	INST #const The operand is part of the instruction. Constants must be marked by #, e.g. #20, #-20, #\$0A or #%10010110		
Example:	LDD #\$b010	Load constant 0xb010 into register D	
	LDD #var1	Load D with the address of variable var1.	

Indirect Address in various variants (Motorola / Freescale term: "Indexed")			
Register-indirect Indexed IMM	INST 0, reg <sub>X,Y,SP</sub> Memory address in register X, Y, SP, i.e. register used as pointer.		
Example:	LDD 0, X	Load register D with the value at memory address stored in X (indirect address)	
with Pre- or Post- Increment or Decrement Auto Increment IDX	INST const <sub>1,,+8</sub> , $\{+ \mid -\} \text{reg}_{X,Y,SP}$ INST const <sub>1,,+8</sub> , $\text{reg}_{X,Y,SP} \{+ \mid -\}$ The pointer in register X, Y or SP will be incremented or decremented by constant 1, or 8 before (pre) or after (post) using the pointer to address the operand		
Example:	LDD 2, -X LDD 4, X+	Load memory value to which X points into register D, decrement X by 2 before, increment X by 4 afterwards	


#### OPERAND ADDRESSING MODES 3/4



with index/offset Indexed IDX 5 bit constant IDX1 9 bit constant IDX2 16 bit constant	The operand's address	$reg_{X,Y,SP,PC}$ address=const + $reg_{X,Y,SP,PC}$ $reg_{X,Y,SP,PC}$ address= $reg_{A,B,D}$ + $reg_{X,Y,SP,PC}$ is the sum of a constant plus register X, Y or SP or gisters A, B or D plus X, Y or SP.
Example:	LDY var1, X	Load Y with var1[X], i.e. the value at memory address var1+X (indexing array var1 by index X)  Base address in instruction  &var1 = \$2000  Offset in register  X  Memory operand  Load Y with contents of memory address D + X
Memory-indirect with index Indexed-Indirect [IDX2]	INST [const, reg_X, Y, SP, PC] INST [D, reg_X, Y, SP, PC] The operand's memory address is in a pointer in memory. This memory address will be addressed via another pointer, which is calculated as the value of register X, Y, SP or PC plus a constant or register D (Note: A, B not allowed here).	
Example:	LDY [D, X] new ASM syntax using	Load Y with the value of the memory cell, to which the memory pointer points, to which D+X points.

#### OPERAND ADDRESSING MODES 4/4





Branch instructions use so called **relative addressing** (Motorola/ Freescale-name REL). Relative addresses use the current value of the IP and add a constant offset, which is included in the instruction. The programmer need not care about details, but simply uses a label as the target of the branch:

Unfortunately, normal branches limit the offset to 8 bit. However, there is a Long Branch version LBRA using a 16bit offset (see chapter 2.6).

For more information, please go to CA3 AddressingModes.pdf



## Instruction Set 1 Freescale 68HC12 / HCS12

#### **INSTRUCTION SET 1: DATA TRANSPORT**



#### Different instructions:

- Data transport instr. move data from RAM (incl. stack)/ROM to register
- Arithmetic logic instruction
- Compare and branch instructions (including software interrupts)
- Miscellaneous instructions

#### Abbreviations:

reg <sub>A,B,D</sub>	One of the registers $A$ , $B$ , $D$ ,
mem	Memory operand with arbitrary memory
	addressing (direct, indexed, indirect-indexed)
imm	Immediate operand
mem_i	Either mem or imm
adr	Code address relative to PC
LD{AA AB }	Abbreviation for LDAA, LDAB or LDS
8bit <b>or</b> 16bit	Used as index: Size of an operand

If not stated otherwise, all instructions do modify CCR status bits N, Z, V, C depending on the instruction's result such that conditional branches may directly use the result without a preceding compare instructions.

# DATA TRANSPORT INSTRUCTIONS 1/5



**Transport Instructions** (Status bits N, Z, V, C are modified by LD... & ST... instructions only)

LD{AA AB D X Y S} mem_i *2	mem_i → reg <sub>A,B,D,X,Y,SP</sub>	LoaD register from memory A, B are loaded with an 8 bit, D, X, Y, SP are loaded with an 16 bit value
ST{AA AB D X Y S} mem *2	$reg_{A,B,D,X,Y,SP} \rightarrow mem$	STore register to memory
TFR reg <sub>A,B,D,X,Y,SP,CCR</sub> , reg_dest <sub>A,B,D,X,Y,SP,CCR</sub> *1	reg → reg	TransFeR register to register If the source reg is 8 bit and the dest. reg. is 16 bit, the MSB tales the sign of the 8 bit value (Sign Ex).
EXG reg <sub>A,B,D,X,Y,SP,CCR</sub> , reg <sub>A,B,D,X,Y,SP,CCR</sub> *1	reg ↔ reg	<b>EX</b> chan <b>G</b> e register Swap register contents
TAB, TBA TSX, TSY, TXS, TYS TAP, TPA XGDX, XGDY	$A \rightarrow B \text{ and } B \rightarrow A$ $SP \rightarrow X, SP \rightarrow Y, X \rightarrow SP, Y \rightarrow S$ $A \rightarrow CCR, CCR \rightarrow A$ $D \leftrightarrow X, X \leftrightarrow D$	Variants of TFR and EXG (shorter opcodes)
MOVB mem_i, mem MOVW mem_i, mem *1	mem_i → mem 8 bit mem_i → mem 16 bit	MOVe Byte MOVe Word
SEX reg <sub>A,B,CCR</sub> , reg <sub>D,X,Y,SP</sub> *1	reg <sub>A,B,C</sub> →reg <sub>D,X,Y,SP</sub>	Sign EXtension Copy from 8 to 16 bit for 2s-complement (same as TFR)

<sup>\*1</sup> These do not modify CCR bits N, Z, V, C.

<sup>\*2</sup> These do modify CCR bits  $\mathbb{N}$ ,  $\mathbb{Z}$ ,  $\mathbb{V}$ , but not  $\mathbb{C}$ !

#### DATA TRANSPORT INSTRUCTIONS 2/5



#### Calculate a pointer (indexed or indirect address = effective address)

LEA{X Y S} mem	*1	Address of mem →	Load Effective memory Address into
		reg <sub>x,y,sp</sub>	register
			Note: Calculation is done during
			runtime, not compile time

#### Stack (see chapter 2.6)

FOITAIDICS	'1 '1	SP-1 $\rightarrow$ SP, reg <sub>A,B,CCR</sub> $\rightarrow$ Stack SP-2 $\rightarrow$ SP, reg <sub>D,X,Y</sub> $\rightarrow$ Stack	PuSH register to stack Copy register on stack
FUL(A D C)	*1 *1		<b>PUL</b> I register from stack Copy from stack to register

\*1 All instructions (except PULC) do not modify CCR bits N, Z, V, C.

Note: PSH... and PUL... may be substituted by ST... and LD...:

Modification of SP without actually copying data (required in ch.4):

LEAS n, -SP Allocate stack space for n byte LEAS n, +SP Free n byte from Stack

#### DATA TRANSPORT INSTRUCTIONS 3/5



#### Example program 1

(CodeWarrior project AsmIntro.mcp)

```
; Globale Variable (nicht initialisiert) im RAM
.data: SECTION
                        short var1
var1: ds.w 1
                    char var2
var2: ds.b 1
                    char var3[2]
var3: ds.b 2
                  ; Globale Konstanten im ROM
.const: SECTION
                  $00, $11, $22, $33; const char const1[4]={0x00,...}
const1: dc.b
init: SECTION ; Beginn der Code Section im ROM, main als externer
                  ; Fkt.-name... Stack, Debugger init. Ints
main: ...
          $\sharp$1234; D=0x1234 \# = Zahl wird als Konst. Genutzt
   LDD
                  ; Implizite Register Addressierung, immediate Adr.
                  ; X=D; Addressierungsarten: 2x explizite Req.-Addr.
          D, X
   TFR
                  ; var1=0x1234; D implizite Req.-Addr.; Direkte Adr.
   STD
          var1
          var2 ; var2=A=0x12;
   STAA
          var3 ; "var3=D" (Achtung Array); writes 2 byte big-end.
   STD
          const1 ; "D = const1"
   LDD
          #const1; "D = &const1"; loads the address
   LDD
```

### DATA TRANSPORT INSTRUCTIONS 4/5



```
Continued
                     ; D=&const1 (from previous instruction)
          #$0001
   LDD
                     Hausaufgabe: Addressierungsarten
                       verstehen und was die Befehle machen
          D, Y
   LDX
          const1, Y ;
   LDX
   LDY
          #const1
   LDAA
          1, Y+
   LDAA 2, +Y
   LDAA
          1, -Y
          1, Y-
   LDAA
          #const1
   LDD
   STD
          var1
          #0000
   LDX
   LDD
          var1, X
   LDD
           [var1, X]
```

### DATA TRANSPORT INSTRUCTIONS 5/5



#### Continued

```
#$AAAA
LDD
            D = 0 \times AAAA
      #$5555
            X = 0x5555
LDX
LDAA \$$7F ; A = 0x7f
TFR A, X ;
          A = 0x80
     #$80
LDAA
TFR
      A, X
TFR
      Х, В
      #$5678, var1;
MOVW
MVVOM
      var1, var2 ;
      \#var3 ; X = \&var3
LDX
     var1, 0,X ;
MOVB
MOVB
      0, X, 1, X ;
LDD
      var1
LDD
      var1+1
               ; S
```

Computer Architecture, Profs R. Keller, J. Friedrich, W. Zimmermann

#### HOCHSCHULE ESSLINGEN

# INSTRUCTION SET 2: ARITHMETIC AND LOGIC OPS 1/3

#### Add, subtract, increment, decrement, invert sign

AB{A X Y} SBA	$B+A\rightarrow A, B+X\rightarrow X, B+Y\rightarrow Y$ $A-B\rightarrow A$	Add B to/SuBtract from A, X or Y (A, B are loaded with a 8 bit, D, X, Y, are loaded with a 16 bit value)
ADD{A B D} mem_i SUB{A B D} mem_i	$reg_{A,B,D}+mem_i \rightarrow reg_{A,B,D}$ $reg_{A,B,D}-mem_i \rightarrow reg_{A,B,D}$	ADD 8 bit ± 8 bit or 16 bit ± 16 bit SUBtract
ADC{A B} mem_i <sub>8bit</sub> SBC{A B} mem_i <sub>8bit</sub> (ADC, SBC not with D)	reg <sub>A,B</sub> +mem_i+C→reg <sub>A,B</sub> reg <sub>A,B</sub> -mem_i-C→reg <sub>A,B</sub>	ADd with Carry-Bit (8 bit only) SuBtract with Carry-Bit (8 bit only)
<pre>INC mem<sub>8bit</sub> IN{CA CB X Y S} *1 DEC mem<sub>8bit</sub> DE{CA CB X Y S} *1     (INC, DEC not with D)</pre>	mem+1 → mem reg <sub>A,B,X,Y,S</sub> +1→reg <sub>A,B,X,Y,S</sub> mem-1 → mem reg <sub>A,B,X,Y,S</sub> -1→reg <sub>A,B,X,Y,S</sub>	INCrement memory (8 bit only) INcrement register DECrement memory (8 bit only) DEcrement register
$\begin{array}{c} \text{CLR mem}_{\text{8bit}} \\ \text{CLR}\left\{\left.A \mid B\right.\right\} \\ \text{(CLR not with D)} \end{array}$	$0 \rightarrow \text{mem} \\ 0 \rightarrow \text{reg}_{A,B}$	CLeaR byte (Load with 0)
NEG mem8bit NEG{A B} (NEG not with D)	-mem → mem -reg <sub>A,B</sub> → reg <sub>A,B</sub>	NEGate byte Multiply with -1 (invert sign), sets C=1, if A≠0 or B≠0, sets V=1, if A=\$80 or B=\$80!

\*1 INS and DES do not modify the CCR bits N, Z, V and C.

# HOCHSCHULE ESSLINGEN

# INSTRUCTION SET 2: ARITHMETIC AND LOGIC OPS 2/3 ESSLINGEN

#### Bitwise logical Operations

COM mem <sub>8bit</sub> COM{A B}	/mem → mem /reg <sub>A,B</sub> → reg <sub>A,B</sub>	COMplement (1's complement, bitwise NOT)
AND{A B} mem_i <sub>8bit</sub>	reg <sub>A,B</sub> AND mem_i→reg <sub>A,B</sub>	Bitwise AND
ANDCC imm <sub>8bit</sub>	CCR AND imm→CCR	
ORA{A B} mem_i <sub>8bit</sub>	reg <sub>A,B</sub> OR mem_i →reg <sub>A,B</sub>	Bitwise <b>OR</b>
ORCC imm <sub>8bit</sub>	CCR OR imm→CCR	
EOR{A B} mem_i <sub>8bit</sub>	reg <sub>A,B</sub> XOR mem_i →reg <sub>A,B</sub>	Bitwise Exclusive OR

#### **Bit Operations**

CLC, SEC CLV, SEV		CLear / SEt Carry bit in CCR CLear / SEt oVerflow bit in CCR
BCLR mem_i <sub>8bit</sub> , imm BSET mem_i <sub>8bit</sub> , imm	mem AND /imm→mem mem OR /imm→mem	Bit CLeR (8bit only) Bit SET (8bit only)

#### Multiply, Divide

MUL EMUL, EMULS	$A \times B \rightarrow D$ unsigned $D \times Y \rightarrow (Y, D)$ unsigned/signed	MULtiply 8bit x 8bit $\rightarrow$ 16 bit 16bit x 16bit $\rightarrow$ 32 bit
IDIV, IDIVS EDIV, EDIVS	$D/X \rightarrow X$ Remainder in D (Y, D) $/X \rightarrow Y$ Re. in D	<b>DIV</b> ide 16bit x 16bit $\rightarrow$ 16 bit 32bit x 16bit $\rightarrow$ 16 bit
FDIV	Unsigned/signed $D^*2^{16} / X \rightarrow X$ Re. in D	"Pseudo 32 bit" / 16 bit → 16 bit

Computer Architecture, Profs R. Keller, J. Friedrich, W. Zimmermann

# INSTRUCTION SET 2: ARITHMETIC AND LOGIC OPS 3/3



#### Shift and Rotate

LSL $mem_{8bit}$ LSL $\{A B D\}$ (same as ASL)	mem $<< 1 \rightarrow \text{mem}$ $reg_{A,B,D} << 1 \rightarrow reg_{A,B,D} 2$ $mem > 1 \rightarrow reg_{A,B,D} > 2$ $mem > 1 \rightarrow reg_{A,B,D} > 2$	Logical Shift Left Shift left by 1 bit for signed and unsigned values. MSB shifted to CCR C bit. LSB cleared to 0.
ASL mem <sub>8bit</sub> ASL{A B D} C 7 0	memtiple $\rightarrow$ mem reg <sub>A,B,D</sub> $<< 1 \rightarrow reg_{A,B,D}$	Arithmetic Shift Left Shift left by 1 bit for signed and unsigned values. MSB shifted to CCR C bit. LSB cleared to 0.
LSR $mem_{8bit}$ $O \rightarrow T$ $O \leftarrow C$	mem >> 1 $\rightarrow$ mem reg <sub>A,B,D</sub> >> 1 $\rightarrow$ reg <sub>2,B,D</sub>	Logical Shift Right Shift right by 1 bit for unsigned values. LSB shifted to CCR C bit. MSB cleared to 0.
ASR mem <sub>8bit</sub> ASR{A B} 7 0 C (ASR not with D)	mem >> 1 $\rightarrow$ mem reg <sub>A,B</sub> >> 1 $\rightarrow$ reg <sub>A,B</sub> (MSB, i.e. sign is kept intact)	Arithmetic Shift Right Shift right by 1 bit for signed values. LSB shifted to CCR C bit. MSB (=sign value) is not changed.
ROL $mem_{8bit}$ ROL $\{A B\}$ (ROL not with D)	mem $<< 1 \rightarrow mem+C$ reg <sub>A,B</sub> $<< 1 \rightarrow reg_{A,B}+C$	ROtate Left Rotate left by 1 bit. Carry Bit shifted to LSB, MSB shifted to Carry Bit.
ROR $mem_{8bit}$ ROR {A B} (ROR not with D)	mem >> 1 $\rightarrow$ mem+C*8 reg <sub>A,B</sub> >> 1 $\rightarrow$ reg <sub>A,B</sub> +C*8	ROtate Right Rotate right by 1 bit. Carry Bit shifted to MSB, LSB shifted to Carry Bit.

#### What could these shift operations be used for?

Combinations of e.g. TFR A, B LSLA; LSLA; ADB; may be faster than MUL by 5. (... but is not on HCS12, e.g. MUL takes only 1 clock cycles, EMUL 3 cycles...)



# ARITHMETIC AND LOGIC INSTRUCTIONS EXAMPLE 1/3

### Example Program 1 (CodeWarrior project AsmIntro2.mcp)

C-Program	Equivalent Assembler-Program
<pre>char a08 = 1, c08 = 3; int a16 = 1, b16 = 2, c16 = 3; long a32 = 1, b32 = 2, c32 = 3; unsigned char cu08 = 3; unsigned int cu16 = 3; void main(void) {   c16 = a16 + b16; // Add 16 bit</pre>	
c32 = a32 + b32; // Add 32 bit	LDD a32+2 ADDD b32+2 STD c32+2 LDD a32 ADCB b32+1 ADCA b32  The 32bit operation is split into 2x 16 bit with carry using B and A registers.
c08 = ( <b>char</b> ) c16; // signed 16 → 8bit	STD c32
cu08 = (unsigned char) cu16; // unsigned 16	LDAB cu16+1 STAB cu08

# ARITHMETIC AND LOGIC INSTRUCTIONS EXAMPLE 2/3 FINGEN



C-	Program	Equiv	alent Assembler-Program
c16 = c08;	// signed 8 → 16 bit		
cu16 = cu08;	// unsigned 8 → 16 bit		
cu16 = cu16 >> 2	2; // Shift right unsigned		
c16 = c16 >> 2;	// Shift right unsigned	LDD ASRA RORB ASRA	c16
		RORB STD	c16
$c08 = c08 \mid 0x81$	; // Set bits 7 and 0 to 1		
a08 = a08 & ~0x8	31;// Set bits 7 and 0 to 0		



# ARITHMETIC AND LOGIC INSTRUCTIONS EXAMPLE 3/3 FHOCHSCHULE ESSLINGEN

C-Program	Equivalent Assembler-Program
c16 = a16 ^ b16; // Bitwise Exclusive OR	Please note: the EOR instruction is not available for 16 (or 32 bit)
c16 = a16 & b16; // Bitwise AND	Same: AND needs to be split into two instructions of 8 bit each
c16 = a16 && b16; // Logical AND	LDD a16; Load 16 bit a16 into D CPD #0; Compare D against immediate 0 BEQ L1; if a16 zero branch to L1 LDD b16; Load 16 bit b16 into D CPD #0; Compare D against immediate 0 BNE L2; if b16 not zero branch to L2 L1: LDY #0; FALSE case: Load Y with 0 BRA L3; and jump out L2: LDY #1; TRUE case: Load Y with 1 L3: STY c16; Store the result of Y in c16

# INSTRUCTION SET 3: COMPARE AND BRANCH 1/3



#### Compare and Test

CBA  CMP{A B} mem_i <sub>8bit</sub> CP{D X Y SP} mem_i <sub>16bit</sub>	Compute A – B Compute reg <sub>A,B</sub> – mem_i Com. reg <sub>D,X,Y,SP</sub> – mem_i	Compare Compare register with register, variables or constant. Sets bits in CCR.
TST mem <sub>8bit</sub> TST{A B}	Compute mem – 0 Compute reg <sub>A,B</sub> – 0	TeST if operand is 0 or negative If Operand is 0 or negative, set bits in CCR.
BIT{A B} mem_i <sub>8bit</sub>	Com. reg <sub>A,B</sub> AND mem_i	BIt Test Like AND, but only sets the CCR bits.

#### Unconditional and conditional branches

(check, but do not change CCR bits N, Z, V, C)

JMP mem	mem → PC		JuMP like {L}BRA but can use indirect/indexed addressing
{L}BRA adr	adr → PC		BRanch Always
{L}BRN adr	No Operation,	NOP	BRanch Never
{L}BCC adr	adr → PC,	if C=0	BRanch if Carry Clear
{L}BCS adr	,	if C=1	BRanch if Carry Set
{L}BNE adr	,	if Z=0	BRanch if Not Equal
{L}BEQ adr	,	if Z=1	BRanch if EQual
{L}BPL adr	,	if N=0	BRanch if PLus (positive)
{L}BMI adr	,	if N=1	BRanch if MInus (negative)
{L}BVC adr	,	if V=0	BRanch if oVerflow Clear
{L}BVS adr	,	if V=1	BRanch if oVerflow Set

Computer Architecture, Profs R. Keller, J. Friedrich, W. Zimmermann



# INSTRUCTION SET 3: COMPARE AND BRANCH 2/3

BRCLR mem <sub>8bit</sub> , BRSET mem <sub>8bit</sub> ,	imm, adr imm, adr	adr→PC, if memadr→PC, if /mem		BRanch if bits are CLeaRed BRanch if bits are SET
		,		Use after a compare/arith. ops of <b>unsigned</b> values.
{L}BLO adr		,	if <	BRanch if Lower
{L}BLS adr		,	if <=	BRanch if Lower or Same
{L}BEQ adr		··· <i>,</i>	if ==	BRanch if EQual
{L}BHS adr		··· <i>,</i>	if >=	BRanch if High or Same
{L}BHI adr		adr → PC,	if >	BRanch if Higher
{L}BLT adr		,	if <	<b>BRanch</b> if <b>Less</b> Use after compare/arith. ops of <b>signed</b> values.
{L}BLE adr		,	if <=	BRanch if Less or Equal
{L}BEQ adr		,	if ==	BRanch if Loss on Favel
{L}BGE adr		,	if >= : <b>:</b>	BRanch if Greater or Equal
` '		aur <del>7</del> PC,		
{L}BGT adr		adr → PC,	if >	BRanch if GreaTer

All conditional branches check the status bits in the CCR register, which have been set by a previous operation, typically a compare.

The adr here is a code memory address, which the programmer most often specifies via a label. The instruction uses relative addressing. Normal branches with 8 bit offset can only jump -128..127 Bytes from the current instruction pointer location. If You jump over a longer distance, use the long branch instruction {L} variant, which use 16 bit offsets and thus may reach any HCS12 address.



# INSTRUCTION SET 3: COMPARE AND BRANCH 3/3

#### **Loop Instructions**

(These instructions do not modify CCR bits N, Z, V, C)

IBEQ reg <sub>A,B,D,X,Y,SP</sub> , adr	$reg_{A,B,D,X,Y,SP} \pm 1 \rightarrow reg_{A,}$ $adr \rightarrow PC, if reg_{A,} = 0$	Increment/Decrement register and Branch if EQual to 0
DBEQ reg <sub>A,B,D,X,Y,SP</sub> , adr IBNE reg <sub>A,B,D,X,Y,SP</sub> , adr DBNE reg <sub>A,B,D,X,Y,SP</sub> , adr	adr $\rightarrow$ PC, if reg <sub>A,</sub> != 0	<b>B</b> ranch if <b>N</b> ot <b>E</b> qual to 0
TBEQ reg <sub>A,B,D,X,Y,SP</sub> , adr TBNE reg <sub>A,B,D,X,Y,SP</sub> , adr	adr $\rightarrow$ PC, if $reg_{A,} = 0$ if $reg_{A,} != 0$	Test register and Branch if



# COMPARE AND BRANCH INSTRUCTIONS EXAMPLE 1/3

# Example Program 3 (CodeWarrior project AsmIntro2.mcp)

C-Program		Equivalent Assembler-Program			
<pre>if (c16 &lt;= 32)  { a08 = 4;  } else {   a08 = 8;    </pre>	// if - else	LDD CPD BLE MOVB BRA L1: MOVB	c16 #32 L1 #4, a08 L2 #8, a08	; Compare with 32 ; Branch if Lower/Eq	
<pre>} if (cu16 &lt;= 32)  { }</pre>	// if - else	L2: LDD CPD BGT	cu16 #32 L3	; Compare with 32	
for (;;);	// endless loop	BRA *	+0		



# COMPARE AND BRANCH INSTRUCTIONS EXAMPLE 2/3 FINGEN

C-Program	Equivalent Assembler-Program
for (c08 = 0; c08 < 3; c08++) {// for c16 = c16 + a16;	CLR c08 BRA L4 L0: LDD c16 ADDD a16 STD c16
	L1: INC c08 L4: LDABc08 CMPB#3 BLT L0
<pre>while (c08 &lt;= 32) {</pre>	BRA L3 L2: LDX a16 INX STX a16 L3: LDAB c08 CMPB #32 BLE L2
do { } while (c08 <= 32);// do-while	



# COMPARE AND BRANCH INSTRUCTIONS EXAMPLE 3/3 FINGEN

C-Program	Equivalent Assembler-Program		
<pre>enum { NONE, ONE, TWO } eVal;</pre>	NONE: EQU 0 ; Values of the ONE: EQU 1 ; enumeration TWO: EQU 2 eVal: DS.W 1 ; Enumeration		
switch (eVal) // Switch-Case	switch: LDD eVal; Compute LSLD; index into TFR D, X; branch table JMP [swK,X]		
	swK: DC.W caseNONE; Branch DC.W caseONE; table DC.W caseTWO		
{ case NONE: break;	caseNONE: BRA endCase		
<pre>case ONE: break;</pre>	caseONE: BRA endCase		
case TWO: break;	caseTWO: BRA endCase		
}	endCase:		

# INSTRUCTION SET 4: SUBROUTINE CALLS & STATE 1/2



#### **Subroutine Calls**

(Do not change CCR bits N, Z, V, C)

JSR mem	mem → PC Saves return address on stack	Jump to SubRoutine Like BSR, but can use indirect/indexed destination address	
{L}BRS adr	adr → PC Saves return address on stack	Branch to SubRoutine Like JSR, but only relative addresses (shorter opcode than JSR).	
RTS	Restores the return address from stack	ReTurn from Subroutine	
CALL, RTC	Subroutine call and return for memory sizes > 64kB.		

#### Interrupts (see Chapter 3)

(Do not change CCR bits N, Z, V, C)

Interrupt = subroutine, which will be called by a hardware event. An interrupt will store registers on the stack.

RTI	Restores regs from stack.	ReTurn from Interrupt (don't use in terrupts)
CLI	0 → I  Debugger shows ANDCC #\$EF	CLear Interrupt mask Global interrupt enable.
SEI	1 → I Debugger shows ORCC #\$10	SEt Interrupt mask Global interrupt disable.
SWI	Store return address and register set X, Y, D, CCR on stack, not maskable, does disable interrupts I=1.	SoftWare Interupt Call the SWI interrupt Service Routine (used by debug monitor)

Computer Architecture, Profs R. Keller, J. Friedrich, W. Zimmermann

# INSTRUCTION SET 4: SUBROUTINE CALLS & STATE 2/2 **FHOCHSCHULE ESSLINGEN**



TRAP	Like SWI	TRAP for unimplemented opcodes
		Call the TRAP Interrupt Service Routine

#### **Miscellaneous Operations**

NOP		No <b>OP</b> eration
WAI, STOP	WAIt and STOP  Energy saving mode: Turn CPU off without/with all on-chip peripherals. Operation was be resumed via an interrupt. Should not be used when testing a program with the HCS12 debugger.	
MEM, REV, EMIN, EMAX, MIN, MAX, ETBL, TBL,	Instructions to implement operations and data table	Fuzzy Logic minimum and maximum access. See CPU.



# SUBROUTINE CALLS & CPU STATE EXAMPLE 1/3

#### Example Program 4 (CodeWarrior project AsmIntro2.mcp)

C-Program	Equivalent Assembler-Program
<pre>int betrag(int x) {   return x &gt; 0 ? x : -x; }</pre>	betrag:     CPD #0     BGT L0     COMA     COMB     ADDD #1 L0: RTS
<pre>void main(void) {      c16 = betrag(a16);  }</pre>	main: LDD a16 JSR betrag STD c16

Simplest way to pass parameters: Parameters in register(s)

Return value(s) in register(s)

Functions with many parameters: Pass parameters via Stack, see Ch. 4

Note: Depending on configuration, the C-compiler may optimize the code and thus the assembler code generated will look different from the code shown here. For example programs, optimization was turned off.



# Stack

#### STACK 1/3



Purpose: RAM memory area to temporarily save registers, return addresses & local vars.

Idea: Last-In-First-Out (LIFO) memory, filled from the end (End of Stack, EOS).

Read/write access with register-indirect addressing via the stack pointer SP.


SP points to the last byte pushed onto the stack (Top of Stack, TOS).

#### **Example: Subroutine call Program Memory** Stack At beginning LDS #EOS Initialize SP to EOS (End of Stack) free C009<sub>H</sub> Call subroutine 1100<sub>H</sub> JSR mySub C00C<sub>H</sub> 1101<sub>H</sub> 1102<sub>H</sub> ·1103<sub>H</sub> Points to Subroutine C043<sub>H</sub> mySub: ... used Return from subroutine RTS EOS= SEG END SSTACK Register SP

# STACK 2/3



Example: Save registers to Stack (CodeWarrior project AsmIntro.mcp)



- Allocate stack in RAM, automatically done by Linker \*1
- Initialize SP at beginning of program:
   LDS # SEG END SSTACK \*1
- Stack pointer managed (inc/dec) automatically by hardware (push/pull/rts)
- Number of bytes stored on stack and retrieved from stack must be balanced

### STACK 3/3



Interrupt Service Routines (See ch.3) automatically save & restore Stack register set on the stack: free SWT instruction or Hardware CCR Interrupt Request Interrupt Y<sub>MSB</sub> Vector Table  $Y_{LSB}$  $X_{MSB}$ Points to TSR: **Start Address** TOS 2 Byte RetAdr of ISR -Return RetAdr **Address** RTT used EOS= SEG END SSTACK

The Codewarrier HCS12 development tools do define the stack size in linker control files Simulater\_Linker.prm and Monitor\_Linker.prm. The default size is STACKSIZE 0x100 (256 Bytes). The linker provides a symbol \_\_SEG\_END\_SSTACK, which points to the end of the stack. Assembler programs use this to initialize the stack pointer SP:



#### INSTRUCTION SIZE AND EXECUTION SPEED 1/3

- Instruction Size (Opcode length)

  HCS12 opcodes are 1 or 2 Byte long plus a variable number of bytes for a direct operand address or an immediate operand or an operand index. Constants are stored as 5, 9 or 11 bit values when possible, to save memory space. Total instruction length is 1 to 6 byte.
- Execution Time (Instruction clock cycles)
   The number of clock cycles required to execute an instruction depends on the length of the instruction (cycles to read the instruction from memory), the location of the operands and result (read/write registers or memory) plus the actual execution of the operation. Reading/writing 2 bytes from a register or internal ROM/RAM memory typically takes 1 CPU clock cycle. See next page for examples.
- Detailed info can be found in literature reference [3.1, chapter 6.7 and appendix A], but is hard to read, because there are many dependencies. An easy way to find out is as follows:
  - The size of an instruction (including operands) can be seen in the Disassembly listing of the IDE's source code editor (right click to open the listing) or in the Disassembly-Window of the debugger. The total size of a program can be found in the Linker/Locator's Map file.
  - The execution time of an instruction or program can be "measured" in the HCS12 simulator (debugger in simulation mode), see CPU Cycle display in the debugger's register window).

#### INSTRUCTION SIZE AND EXECUTION SPEED 2/3



#### **Rules of Thumb:**

... for Instruction Size: Opcode + Operand Address Info

Opcode length for most instructions:
 1 byte (MOVB, MOVW, TFR: 2 byte)

Direct address operand:
 2 byte (if address ≥ 2 byte)

• Immediate operand or index/offset constant: 1 / 2 byte (if constant ≥ 2 byte)

Implicit register address:
 0 (included in opcode)

... for Execution Time:

Fetch Instructions+Fetch Operand(s)
+Execute Operations+Store Result

Read/Write memory access:
 1 cycle per 2 byte

(instruction or operand)

Register operand access:
 0 (included in execute operation)

Calculate pointers register-indirect: 1 cycle

memory-indirect: 2 cycles (includes read pointer from memory)

Execute arithmetic logic instruction: 1 cycle



### INSTRUCTION SIZE AND EXECUTION SPEED 3/3

Instruction size & speed depend on type and operand addressing mode. E.g.

Address mode *1 Operands				Length	Speed in
Source Operand	Destination	Instruction		in byte	CPU clock cycles *2
Immediate (IMM)	Register	LDD #1234		3	2
Register indirect (IDX)	Register	LDD 0, X		2	3
Register indirect with increment	Register	LDD 2, X+		2	3
Memory direct (EXT)	Register	LDD var1		3	3
Register indirect with index (IDX2)	Register	LDD var1,	X	4	4
Memory indirect with index ([IDX2])	Register	LDD [var1	, X]	4	6
Register	Register	TFR D, X		2	1
Register indirect	Register indirect	MOVW 0, X	, 0, Y	4	5
Memory direct	Memory direct	MOVW var1	, var2	6	6
Direct		JMP addre	SS	3	3
Direct		JSR addre		3	4
		JSR [addre	ess]	3	7
Implicit		RTS		1	5
Register impli	cit	INX		1	1
Memory direct	Register implicit	ADDD var1	(16+16bit)	3	3
Register implicit	Register implicit	EMUL	(16x16bit)	1	3
Register implicit	Register implicit	EDIV	(32/16 bit)	1	12
1 1 0 4612 11		*2 0011 1 1		<b>~</b> (	

<sup>\*1</sup> var1, var2 ... 16 bit variables in internal ROM

<sup>\*2</sup> CPU clock period 42 ns @  $f_{BUSCLK}$  = 24 MHz

#### LECTURE: LITERATURE



#### According to list of literature:

- Patterson, D., Hennessy, J.: Computer Organization and Design, Kaufmann, 2011 (Deutsche Übersetzung: Rechnerorganisation und –entwurf, Spektrum)
- Hennessy, J., Patterson, D.: Computer Architecture: A
  quantitative Approach, 5<sup>th</sup> edition, Morgan Kaufmann, 2017
- Tanenbaum, A., Austin, T.: Structured Computer Organization, Pearson, 6<sup>th</sup> edition, 2013
- Tanenbaum, A., Austin, T.: Rechnerarchitektur: von der digitalen Logik zum Parallelrechner, Pearson, 6<sup>th</sup> ed., 2014
- Huang, H.W.: The HCS12/9S12. An Introduction to the HW and SW interface, Thomson Learning, 2009
- Beierlein, T.: Taschenbuch Mikroprozessortechnik, Carl-Hanser Verl., 2011





