

ROM Simulation Tutorial

ECE 5440/6370

Instructor : Dr. Yuhua Chen

LOGO

Introduction

- ◆ When doing a quartus project, especially realizing it on the DE2-115 board, we may have to access the SDRAM, SRAM, EPROM and Flash Chips.
- ◆ How to access the ROM? The same approach is used to access the others.




Intruduction


- ◆ We are going to use Modelsim to run a simulation about ROM access:
- ROM initialization
- Creating a ROM component module
- Writing a testbench
- Configuring the libarary
- Simulating



ROM Initialization



ROM Initialization



The image shows a 'New Project Wizard' dialog box with a title bar containing a blue icon and the text 'New Project Wizard'. The dialog has a close button (X) in the top right corner. The main content area is titled 'Directory, Name, Top-Level Entity'. It contains three text input fields with browse buttons (three dots) to their right. The first field is labeled 'What is the working directory for this project?' and contains the text 'F:/altera_lite/16.0/ROM Simulation'. The second field is labeled 'What is the name of this project?' and contains the text 'ROM'. The third field is labeled 'What is the name of the top-level design entity for this project? This name is case sensitive and must exactly match the entity name in the design file.' and contains the text 'ROM'. Below these fields is a button labeled 'Use Existing Project Settings...'. At the bottom of the dialog are five buttons: '< Back', 'Next >', 'Finish', 'Cancel', and 'Help'. The 'Next >' button is highlighted in blue.

Directory, Name, Top-Level Entity

What is the working directory for this project?

F:/altera_lite/16.0/ROM Simulation

What is the name of this project?

ROM

What is the name of the top-level design entity for this project? This name is case sensitive and must exactly match the entity name in the design file.

ROM

Use Existing Project Settings...

Creata new project

< Back Next > Finish Cancel Help

ROM Initialization

The screenshot shows the Quartus Prime Lite Edition interface. The main window displays a project titled "ROM" with a hierarchy showing "Entity: Instance" and "Cyclone IV E: EP4CE115F29C7". The "Tasks" pane on the left lists compilation tasks: "Compile Design", "Analysis & Synthesis", "Fitter (Place & Route)", "Assembler (Generate program)", "TimeQuest Timing Analysis", and "EDA Netlist Writer". The "IP Catalog" pane on the right shows installed IP components. A "New" dialog box is open in the center, listing various file types for a new project. Under the "Memory Files" section, "Hexadecimal (Intel-Format) File" is selected and circled in red. A green callout box at the bottom center contains the text "Creat a new Memory File".

Quartus Prime Lite Edition - F:\altera_lite\16.0\ROM Simulation\ROM - ROM

File Edit View Project Assignments Processing Tools Window Help

Search altera.com

Project Navigator Hierarchy

Entity: Instance

Cyclone IV E: EP4CE115F29C7

ROM

Powerful Shift in FPGA Design

Drive change in your design methodology with Quartus Prime v16.0

Introducing the New Software

Quartus Design Software

New

New Quartus Prime Project

- Design Files
 - AHDL File
 - Block Diagram/Schematic File
 - EDIF File
 - Qsys System File
 - State Machine File
 - SystemVerilog HDL File
 - Tcl Script File
 - Verilog HDL File
 - VHDL File
- Memory Files
 - Hexadecimal (Intel-Format) File**
 - Memory Initialization File
- Verification/Debugging Files
 - In-System Sources and Probes File
 - Logic Analyzer Interface File
 - SignalTap II Logic Analyzer File
 - University Program VWF
- Other Files
 - AHDL Include File
 - Block Symbol File
 - Chain Description File

OK Cancel Help

IP Catalog

Installed IP

- Project Directory
 - No Selection Available
- Library
 - Basic Functions
 - DSP
 - Interface Protocols
 - Memory Interfaces and Controllers
 - Processors and Peripherals
 - University Program

Search for Partner IP

Buy Software

Download New Software Release

Documentation

Notification Center

++ Add...

Find... Find Next

Messages

Type ID Message

System Processing

0% 00:00:00

Creat a new Memory File

ROM Initialization

adjust the two parameters as you need

memory address[7:0]

memory data[7:0]

Number of Words & Word Size

Number of words: 256

Word size: 8

OK Cancel Help

Find... Find Next

ROM Initialization

Quartus Prime Lite Edition

File Edit View Project Assignments Processing Tools Window Help

Search altera.com

Project Navigator Hierarchy

Compilation Hierarchy

Tasks Compilation

Task

- Compile Design
 - Analysis & Synthesis
 - Fitter (Place & Route)
 - Assembler (Generate program)
 - TimeQuest Timing Analysis
 - EDA Netlist Writer

Hex1.hex

Addr	+0	+1	+2	+3	+4	+5	+6	+7	ASCII
0	0	0	0	0	0	0	0	0
8	0	0	0	0	0	0	0	0
16	0	0	0	0	0	0	0	0
24	0	0	0	0	0	0	0	0
32	0	0	0	0	0	0	0	0
40	0	0	0	0	0	0	0	0
48	0	0	0	0	0	0	0	0
56	0	0	0	0	0	0	0	0
64	0	0	0	0	0	0	0	0
72	0	0	0	0	0	0	0	0
80	0	0	0	0	0	0	0	0
88	0	0	0	0	0	0	0	0
96	0	0	0	0	0	0	0	0
104	0	0	0	0	0	0	0	0
112	0	0	0	0	0	0	0	0

modify the data in memory

IP Catalog

Device Family Cyclone V (E/GX/GT/SX/SE/ST)

Installed IP

- Project Directory
 - No Selection Available
- Library
 - Basic Functions
 - DSP
 - Interface Protocols
 - Memory Interfaces and Controllers
 - Processors and Peripherals
 - University Program


Search for Partner IP

Messages

System Processing

0% 00:00:00

ROM Initialization




The screenshot shows a software window titled 'Hex1.hex*' with a menu bar (File, Processing, Tools, Window, Help) and a toolbar. Below the toolbar is a table with columns: Addr, +0, +1, +2, +3, +4, +5, +6, +7, and ASCII. The table contains data for addresses 0 through 104. A red circle highlights the first row of data (address 0 to 7). A green arrow points from this circle to a text box on the right.

Addr	+0	+1	+2	+3	+4	+5	+6	+7	ASCII
0	1	0	1	0	1	0	1	0
8	0	2	0	2	0	2	0	2
16	0	0	0	0	0	0	0	0
24	0	0	0	0	0	0	0	0
32	0	0	0	0	0	0	0	0
40	0	0	0	0	0	0	0	0
48	0	0	0	0	0	0	0	0
56	0	0	0	0	0	0	0	0
64	0	0	0	0	0	0	0	0
72	0	0	0	0	0	0	0	0
80	0	0	0	0	0	0	0	0
88	0	0	0	0	0	0	0	0
96	0	0	0	0	0	0	0	0
104	0	0	0	0	0	0	0	0

ROM
Initialization

ROM Initialization

save as
'ROM_initial'




Creating a ROM component module

The screenshot shows the Altera Quartus II IP Catalog window. The 'Device Family' is set to 'Cyclone V (E/GX/GT/SX/SE/ST)'. The left pane shows the 'Installed IP' tree with categories like Project Directory, Library, Basic Functions, Arithmetic, Bridges and Adaptors, Clocks; PLLs and Resets, Configuration and Programming, I/O, Miscellaneous, On Chip Memory, FIFO, RAM initializer, RAM: 1-PART, RAM: 2-PART, ROM: 1-PART (highlighted), ROM: 2-PART, Shift register (RAM-based), and Simulation; Debug and Verification. The right pane shows the same tree structure, also highlighting 'ROM: 1-PART'. A red circle highlights the 'On Chip Memory' section in both panes.

Creating a ROM component module

component module
'ROM_Sim'



Creating a ROM component module

MegaWizard Plug-In Manager [page 1 of 5]

ROM: 1-PORT [About](#) [Documentation](#)

1 Parameter Settings 2 EDA 3 Summary

General > Regs/Clock/Adrs > Mem Init >

Currently selected device family: Cyclone IV E

☒ Match project/default

How wide should the 'q' output bus be? 8 bits

How many 8-bit words of memory? 256 words

Note: You could enter arbitrary values for width and depth

What should the memory block type be?

☒ Auto ☐ MLAB ☐ M9K

☐ M144K ☐ LCs [Options...](#)

Set the maximum block depth to Auto words

What clocking method would you like to use?

☒ Single clock ☐ Dual clock: use separate 'input' and 'output' clocks

ROM_Sim

address[7..0]

q[7..0]

8 bits
256 words

clock

Block type: AUTO

Resource Usage

1 M9K

Cancel < Back **Next >** Finish

Creating a ROM component module


MegaWizard Plug-In Manager [page 2 of 5]

ROM: 1-PORT

About Documentation

1 Parameter Settings 2 EDA 3 Summary

General > Regs/Clock/Adrs > Mem Init >



ROM_Sim

address[7..0]

clock

q[7..0]

8 bits 256 words

Block type: AUTO

Which ports should be registered?

- ☐ 'data' input port
- ☒ 'address' input port
- ☒ 'q' output port

Create one clock enable signal for each clock signal.

☐ Note: All registered ports are controlled by the enable signal(s) More Options...

Create byte enable for port A

What is the width of a byte for byte enables? 8 bits

☐ Create an 'adr' asynchronous clear for the registered ports More Options...

☐ Create a 'rden' read enable signal

Resource Usage

1 M9K

Cancel < Back Next > Finish

Creating a ROM component module

MegaWizard Plug-In Manager [page 3 of 5]

ROM: 1-PORT

About Documentation

1 Parameter Settings 2 EDA 3 Summary

General > Regs/Clock/Adrs > Mem Init >

ROM_Sim

address[7..0]

q[7..0]

8 bits
256 words

clock

Block type: AUTO

Do you want to specify the initial content of the memory?

☐ No, leave it blank

☐ Initialize memory content data to XX..X on power-up in simulation

☒ Yes, use this file for the memory content data
(You can use a Hexadecimal (Intel-format) File [.hex] or a Memory Initialization File [.mif])

Browse...

File name:

The initial content file should conform to which port's dimensions? PORT_A

☐ Allow In-System Memory Content Editor to capture and update content independently of the system clock


The 'Instance ID' of this ROM is: NONE

Resource Usage
1 M9K

Cancel < Back Next > Finish

add the 'ROM_initial'
file saved before

Creating a ROM component module



Creating a ROM component module

MegaWizard Plug-In Manager [page 3 of 5]

ROM: 1-PORT

About Documentation

1 Parameter Settings 2 EDA 3 Summary

General > Regs/Clock/Adrs > Mem Init >

ROM_Sim

Block type: AUTO

Resource Usage

1 M9K

Do you want to specify the initial content of the memory?

☐ No, leave it blank

☐ Initialize memory content data to XX..X on power-up in simulation

☒ Yes, use this file for the memory content data
(You can use a Hexadecimal (Intel-format) File [.hex] or a Memory Initialization File [.mif])

Browse...

File name: ./ROM_initial.hex

The initial content file should conform to which port's dimensions? PORT_A

☐ Allow In-System Memory Content Editor to capture and update content independently of the system clock

The 'Instance ID' of this ROM is: NONE

Cancel < Back **Next >** Finish

Creating a ROM component module

MegaWizard Plug-In Manager [page 4 of 5]

ROM: 1-PORT

[About](#) [Documentation](#)

1 Parameter Settings 2 EDA 3 Summary

ROM_Sim

Block type: AUTO

Simulation Libraries
To properly simulate the generated design files, the following simulation model file(s) are needed

File	Description
altera_mf	Altera megafunction simulation library

Timing and resource estimation
Generates a netlist for timing and resource estimation for this megafunction. If you are synthesizing your design with a third-party EDA synthesis tool, using a timing and resource estimation netlist can allow for better design optimization.

Not all third-party synthesis tools support this feature - check with the tool vendor for complete support information.

Note: Netlist generation can be a time-intensive process. The size of the design and the speed of your system affect the time it takes for netlist generation to complete.

☐ Generate netlist

Resource Usage
1 M9K

Cancel < Back **Next >** Finish


Creating a ROM component module

MegaWizard Plug-In Manager [page 5 of 5]

ROM: 1-PORT

About Documentation

1 Parameter Settings 2 EDA 3 Summary



The diagram shows a block named ROM_Sim. It has an input 'address[7..0]' on the left, a 'clock' input at the bottom left, and an output 'q[7..0]' on the right. Inside the block, there is a vertical rectangle labeled '8 bits' and '256 words'. Below the diagram, it says 'Block type: AUTO'.

Turn on the files you wish to generate. A gray checkmark indicates a file that is automatically generated, and a green checkmark indicates an optional file. Click Finish to generate the selected files. The state of each checkbox is maintained in subsequent MegaWizard Plug-In Manager sessions.


The MegaWizard Plug-In Manager creates the selected files in the following directory:
F:\altera_lite\16.0\ROM Simulation\

File	Description
<input checked="" type="checkbox"/> ROM_Sim.v	Variation file
<input type="checkbox"/> ROM_Sim.inc	AHDL Include file
<input type="checkbox"/> ROM_Sim.cmp	VHDL component declaration file
<input type="checkbox"/> ROM_Sim.bsf	Quartus Prime symbol file
<input type="checkbox"/> ROM_Sim_inst.v	Instantiation template file
<input checked="" type="checkbox"/> ROM_Sim_bb.v	Verilog HDL black-box file

Resource Usage
1 M9K

Cancel < Back Next > **Finish**

Creating a ROM component module



Creating a ROM component module

Auto_Created ROM_Sim.v

F:/altera_lite/16.0/ROM Simulation/ROM_Sim.v

File Edit View Tools Bookmarks Window Help

F:/altera_lite/16.0/ROM Simulation/ROM_Sim.v - Default

```
Ln#
37 // synopsys translate_off
38 `timescale 1 ps / 1 ps
39 // synopsys translate_on
40 module ROM_Sim (
41     address,
42     clock,
43     q);
44
45     input  [7:0] address;
46     input   clock;
47     output [7:0] q;
48
49     `ifndef ALTERA_RESERVED_QIS
50     // synopsys translate_off
51     `endif
52     tri1    clock;
53     `ifndef ALTERA_RESERVED_QIS
54     // synopsys translate_on
55     `endif
56
57     wire [7:0] sub_wire0;
58     wire [7:0] q = sub_wire0[7:0];
59
60     altsyncram    altsyncram_component (
61         .address_a (address),
62         .clock0 (clock),
63         .q_a (sub_wire0),
64         .aclr0 (1'b0),
65         .aclr1 (1'b0),
66         .address_b (1'b1),
67         .addressstall_a (1'b0),
68         .addressstall_b (1'b0),
69         .byteena_a (1'b1),
70         .byteena_b (1'b1),
71         .clock1 (1'b1),
72         .clocken0 (1'b1),
73         .clocken1 (1'b1),
74         .clocken2 (1'b1),
75         .clocken3 (1'b1),
76         .data_a ({8{1'b1}}),
77         .data_b (1'b1),
78         .eccstatus (),
```

F:/altera_lite/16.0/ROM Simulation/ROM_Sim.v

File Edit View Tools Bookmarks Window Help

F:/altera_lite/16.0/ROM Simulation/ROM_Sim.v - Default

```
Ln#
73
74     .clocken2 (1'b1),
75     .clocken3 (1'b1),
76     .data_a ({8{1'b1}}),
77     .data_b (1'b1),
78     .eccstatus (),
79     .q_b (),
80     .rden_a (1'b1),
81     .rden_b (1'b1),
82     .wren_a (1'b0),
83     .wren_b (1'b0));
84
85     defparam
86         altsyncram_component.address_aclr_a = "NONE",
87         altsyncram_component.clock_enable_input_a = "BYPASS",
88         altsyncram_component.clock_enable_output_a = "BYPASS",
89
90     `ifndef NO_PLI
91         altsyncram_component.init_file = "ROM_initial.rif"
92     `else
93         altsyncram_component.init_file = "ROM_initial.hex"
94     `endif
95
96     altsyncram_component.intended_device_family = "Cyclone IV E",
97     altsyncram_component.lpm_hint = "ENABLE_RUNTIME_MOD=NO",
98     altsyncram_component.lpm_type = "altsyncram",
99     altsyncram_component.numwords_a = 256,
100     altsyncram_component.operation_mode = "ROM",
101     altsyncram_component.outdata_aclr_a = "NONE",
102     altsyncram_component.outdata_reg_a = "CLOCK0",
103     altsyncram_component.widthad_a = 8,
104     altsyncram_component.width_a = 8,
105     altsyncram_component.width_byteena_a = 1;
106
107 endmodule
108
109 // =====
110 // CNX file retrieval info
111 // =====
112 // Retrieval info: PRIVATE: ADDRESSSTALL_A NUMERIC "0"
113 // Retrieval info: PRIVATE: AclrAddr NUMERIC "0"
114 // Retrieval info: PRIVATE: AclrByte NUMERIC "0"
115 // Retrieval info: PRIVATE: AclrOutput NUMERIC "0"
```

Writing a testbench

```
F:/altera_lite/16.0/ROM Simulation/sim/ROM_Sim_testbench.v
File Edit View Tools Bookmarks Window Help
F:/altera_lite/16.0/ROM Simulation/sim/ROM_Sim_testbench.v - Default

Ln#
1  `timescale 1ns/1ns
2  module ROM_Sim_testbench();
3
4      reg[7:0] address;
5      reg clk;
6      wire[7:0] q;
7
8      ROM_Sim myROM_Sim(address, clk, q);
9
10     always
11     begin
12         clk<=0;
13         #5 clk<=1;
14         #5;
15     end
16
17     initial
18     begin
19         address<=0;
20         @(posedge clk);
21         @(posedge clk);
22         address<=1;
23         @(posedge clk);
24         @(posedge clk);
25         address<=2;
26         @(posedge clk);
27         @(posedge clk);
28         address<=3;
29         @(posedge clk);
30         @(posedge clk);
31         address<=4;
32         @(posedge clk);
33         @(posedge clk);
34         address<=5;
35         @(posedge clk);
36         @(posedge clk);
37         address<=6;
38         @(posedge clk);
39         @(posedge clk);
40         address<=7;
41         @(posedge clk);
```

```
F:/altera_lite/16.0/ROM Simulation/sim/ROM_Sim_testb
File Edit View Tools Bookmarks Window Help
F:/altera_lite/16.0/ROM Simulation/sim/ROM_Sim_testbench.v - De

Ln#
31         address<=4;
32         @(posedge clk);
33         @(posedge clk);
34         address<=5;
35         @(posedge clk);
36         @(posedge clk);
37         address<=6;
38         @(posedge clk);
39         @(posedge clk);
40         address<=7;
41         @(posedge clk);
42         @(posedge clk);
43         address<=8;
44         @(posedge clk);
45         @(posedge clk);
46         address<=9;
47         @(posedge clk);
48         @(posedge clk);
49         address<=10;
50         @(posedge clk);
51         @(posedge clk);
52         address<=11;
53         @(posedge clk);
54         @(posedge clk);
55         address<=12;
56         @(posedge clk);
57         @(posedge clk);
58         address<=13;
59         @(posedge clk);
60         @(posedge clk);
61         address<=14;
62         @(posedge clk);
63         @(posedge clk);
64         address<=15;
65         @(posedge clk);
66         @(posedge clk);
67     end
68
69     endmodule
70
71
```


Writing a testbench

```
`timescale 1ns/1ns
```

```
module ROM_Sim_testbench();
```

```
    reg[7:0] address;
```

```
    reg clk;
```

```
    wire[7:0] q;
```

```
    ROM_Sim myROM_Sim(address,clk,q);
```

```
    always
```

```
    begin
```

```
        clk<=0;
```

```
        #5 clk<=1;
```

```
        #5;
```

```
    end
```



Writing a testbench

initial

begin

address<=0;

@(posedge clk);

@(posedge clk);

address<=1;

@(posedge clk);

@(posedge clk);

address<=2;

.....

.....

address<=15;

@(posedge clk);

@(posedge clk);

end


In the 'ROM_initial' file, we have initialized the memory data addressed from 0 to 15.

So, in the testbench we wanna read the memory data, see whether it the same as the 'ROM_initial' file.


endmodule




Configuring the libraries



Configuring the libraries



Configuring the libraries




The screenshot shows a Verilog editor window titled 'F:/altera_lite/16.0/ROM Simulation/ROM_Sim.v'. The menu bar includes File, Edit, View, Tools, Bookmarks, Window, and Help. The toolbar contains various icons for file operations and simulation. The code is as follows:

```
Ln# 2 // GENERATION: STANDARD
3 // VERSION: WM1.0
4 // MODULE: altsyncram
5
6 // =====
7 // File Name: ROM_Sim.v
8 // Megafunction Name(s):
9 //             altsyncram
10 //
11 // Simulation Library Files(s):
12 //             altera_mf
13 // =====
14 // *****
15 // THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
16 //
17 // 16.0.0 Build 211 04/27/2016 SJ Lite Edition
18 // *****
19
```

A red oval highlights the 'Simulation Library Files(s):' section, specifically the line '// altera_mf'.

In the 'ROM_Sim.v', it shows 'simulation library files: altera_mf'


Configuring the libraries




add libraries
'altera_mf' and
'altera_mf_ver'




Configuring the libraries



Simulating



Simulating



Summary

YouTube



<https://www.youtube.com/watch?v=gRzqcL1CwfE&index=5&list=PLFzgN2iKn8bQNg8acKxIYV-ZRgdO3iB7->