ROM Simulation Tutorial

ECE 5440/6370

Instructor: Dr. Yuhua Chen

LOGO

Intruduction


• When doing a quartus project, especially realizing it on the DE2-115 board, we may have to access the SDRAM, SRAM, EPROM and Flash Chips.


 How to access the ROM? The same approach is used to access the others.

Intruduction

• We are going to use Modelsim to run a simulation about ROM access:

- ROM initialization
- Creating a ROM component module
- Writing a testbench
- Configuring the libarary
- Simulating






< Back


Next >


Finish


Cancel


Help












































Writing a testbench

```
F:/altera_lite/16.0/ROM_Simulation/sim/ROM_Sim_testbench.v
File Edit View Tools Bookmarks Window Help
F:/altera_lite/16.0/ROM Simulation/sim/ROM_Sim_testbench.v - Default =
 🖺 • 🚅 🔲 🥌 🐠 | X 🐚 🏙 👲 🗎 | 🔘 • 🙌 🖭
  Ln#
   1
          timescale 1ns/1ns
   2
       module ROM Sim testbench();
   3
   4
         reg[7:0] address;
   5
            reg clk;
   6
           wire[7:0] q;
   7
   8
           ROM Sim myROM Sim(address,clk,q);
   9
  10
           alwavs
  11
              begin
  12
                clk <= 0:
  13
                #5 clk<=1;
  14
                #5;
  15
              end
  16
  17
           initial
  18
              begin
  19
                address<=0:
  20
                @(posedge clk);
  21
                @(posedge clk);
  22
                address<=1;
  23
                @(posedge clk);
  24
                @(posedge clk);
                address<=2:
  26
                @(posedge clk);
  27
                @(posedge clk);
  28
                address<=3;
  29
                @(posedge clk);
  30
                @(posedge clk);
  31
                address<=4;
  32
                @(posedge clk);
  33
                @(posedge clk);
  34
                address<=5;
  35
                @(posedge clk);
  36
                @(posedge clk);
  37
                address<=6:
  38
                @(posedge clk);
  39
                @(posedge clk);
  40
                address<=7:
  41
                @(posedge clk);
```

```
F:/altera lite/16.0/ROM Simulation/sim/ROM Sim testbe
File Edit View Tools Bookmarks Window Help
F:/altera_lite/16.0/ROM Simulation/sim/ROM_Sim_testbench.v - De
  ■ • 🚅 🔲 🥌 🐠 | X 🖣 🕮 £) (2 | 0 • 🚜 £
  Ln#
  31
                address<=4;
  32
                @(posedge clk);
  33
                @(posedge clk):
                address<=5;
  34
  35
                @(posedge clk);
  36
                @(posedge clk):
  37
                address<=6;
  38
                @(posedge clk);
  39
                @(posedge clk);
  40
                address<=7;
  41
                @(posedge clk);
  42
                @(posedge clk):
  43
                address<=8:
  44
                @(posedge clk);
  45
                @(posedge clk);
  46
                address<=9;
  47
                @(posedge clk);
  48
                @(posedge clk);
  49
                address<=10;
  50
                @(posedge clk);
  51
                @(posedge clk);
  52
                address<=11;
  53
                @(posedge clk);
  54
                @(posedge clk);
  55
                address<=12;
  56
                @(posedge clk);
  57
                @(posedge clk);
  58
                address<=13;
  59
                @(posedge clk);
  60
                @(posedge clk):
  61
                address<=14;
  62
                @(posedge clk);
  63
                @(posedge clk);
  64
                address<=15;
  65
                @(posedge clk);
  66
                @(posedge clk):
  67
              end
  68
  69
          endmodule
  70
  71
```

Writing a testbench


```
`timescale 1ns/1ns
module ROM_Sim_testbench();
   reg[7:0] address;
   reg clk;
   wire[7:0] q;
  ROM_Sim myROM_Sim(address,clk,q);
   always
     begin
    clk<=0;
    #5 clk<=1;
    #5;
   end
```


Writing a testbench


```
initial
  begin
   address<=0;
   @(posedge clk);
   @(posedge clk);
   address<=1;
   @(posedge clk);
   @(posedge clk);
   address<=2;
   address<=15;
   @(posedge clk);
   @(posedge clk);
  end
```


In the 'ROM_initial' file, we have initialized the memory data addressed from 0 to 15.


So, in the testbench we wanna read the memory data, see whether it the same as the 'ROM_initial' file.













Simulating



Simulating



Summary

YouTube



https://www.youtube.com/watch? v=gRzqcL1CwfE&index=5&list=PLFzgN2iKn8bQNg8ac KxIYV-ZRgdO3iB7-