


**TOTAL:**  
 CS150 / EE141 = 50 pts  
 EE241 = 60 pts

# Homework 1 : Solutions

Q1


a)



[5]

Note: exact cost estimates  
not very important

b.)



[5]

NB: for both cases, the axes are not scaled. Therefore, cannot determine if slope is linear, quadratic, etc.

Q2

a.)  $T_A = \frac{5000}{1} \times \frac{1}{2 \times 10^9} = 2.5 \mu\text{s}$

[2]

$$T_B = \frac{5000}{2} \times \frac{1}{1 \times 10^9} = 2.5 \mu\text{s}$$

b.)  $P_A = P_{\text{transistor}} \times N_{\text{transistor}}$

[4]

$$= 2 \times 10^{-14} \times 1.2^2 \times 2 \times 10^9 \times 2 \times 10^6 \\ = 115.2 \text{ W}$$

$$P_B = 2 \times 10^{-14} \times 0.7^2 \times 1 \times 10^9 \times 4 \times 10^6 \\ = 39.2 \text{ W}$$

$$c.) E_A = P_A \times T_A$$

$$= 115.2 \times 2.5 \times 10^{-6}$$

$$= \underline{288 \mu J}$$

$$E_B = P_B \times T_B$$

$$= 39.2 \times 2.5 \times 10^{-6}$$

$$= \underline{98 \mu J}$$

[2]

d.) Batteries store fixed amount of energy. Therefore, B better, as it uses less energy.

[2]

Q3.

A	B	C	Y
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

[4]

b.) It introduces a 1-cycle delay betw. the AND and OR gate. This means that Y is now the OR of the C input on this clock cycle and the AND of inputs A and B, from the previous cycle.

i.e.  $Y = C \text{ OR } (A^{-1} \text{ AND } B^{-1})$ , where  $X^{-1}$  means input X on the previous cycle.

[1]

Q4. [10]

a.) Logic synthesis: convert HDL into logical gate netlist (similar to logic diagram). Tool: Xilinx Synthesis Tool (XST)  
 Partition / Map: divide circuit/netlist up into small partitions that can be implemented on individual LUTs or SLICEs. Tool: Xilinx MAP.  
 Place and Route: place partitions onto specific SLICEs in the FPGA. Decide wire routing between SLICEs. Tool: Xilinx PAR  
 Create configuration bitstream: convert PAR'd design into a bit-file that will configure all LUTs and switching fabric correctly. Tool: Xilinx BitGen.  
 Program FPGA: use Impact s/w and a hardware programmer (e.g. JTAG)

b.) Logic synthesis: convert HDL into a logical gate netlist . Tool: Design Compiler  
 Map to standard cells: map the netlist onto standard cells. Tool: Design Compiler  
 Place and route: place the standard cells, route the wires between them. Tool: IC Compiler  
 Create mask: create a physical mask that can be used to etch the ASIC. Tool: done by fab  
 Fabrication: use the masks to fabricate the ASIC. Tool: done by fab.

Q5

[4]

Let  $C = \text{cost}$

$$C_{\text{ASIC}} = 10^6 + 3x$$

$$C_{\text{FPGA}} = 100x$$

Cost crossover at :  $10^6 + 3x = 100x$

$$97x = 10^6$$

$$x = 10309$$

$x < 10309$ : use FPGAs

$x > 10309$ : make an ASIC

Q6

[6]

```
module m(
    input A,
    input B,
    input C,
    output Y
);
```

```
wire w1, w2;
xor(w1, A, B);
not(w2, C);
and(Y, w1, w2);
endmodule
```

Q7


[5]

```
module m(
    input A,
    input B,
    input C,
    output Y
);
```

```
assign Y = (A ^ B) & (~C);
```

```
endmodule
```

Q8.



[6]

b.)

[4]

```

module oh-to-bin(
    input [7:0] oh-in,
    output [2:0] bin-out
);
    assign bin-out[0] = oh-in[7] | oh-in[5] | oh-in[3] | oh-in[1];
    assign bin-out[1] = oh-in[7] | oh-in[6] | oh-in[3] | oh-in[2];
    assign bin-out[2] = oh-in[7] | oh-in[6] | oh-in[5] | oh-in[4];
endmodule

```