CS 61C: Great Ideas in Computer Architecture

MIPS CPU Control, Pipelining

Instructor: Alan Christopher

Agenda


- Quick Datapath Review
- Control Implementation
- Administrivia
- Clocking Methodology
- Pipelined Execution
- Pipelined Datapath


Datapath Review


- Part of the processor; the hardware necessary to perform all operations required
 - Depends on exact ISA, RTL of instructions


Datapath Review


- Part of the processor; the hardware necessary to perform all operations required
 - Depends on exact ISA, RTL of instructions
- Major components:
 - PC and Instruction Memory
 - Register File (RegFile holds registers)
 - Extender (sign/zero extend)
 - ALU for operations (on two operands)
 - Data Memory












Datapath and Control

- Route parts of datapath based on ISA needs
 - Add MUXes to select from multiple inputs
 - Add control signals for component inputs and MUXes
- Analyze control signals
 - How wide does each one need to be?
 - For each instruction, assign appropriate value for correct routing

MIPS-lite Instruction Fetch



MIPS-lite Datapath Control Signals

ExtOp: $0 \rightarrow$ "zero"; $1 \rightarrow$ "sign" $0 \rightarrow$ busB; $1 \rightarrow$ imm16

ALUctr: "ADD", "SUB", "OR"


nPC_sel: $0 \rightarrow +4$; $1 \rightarrow$ branch

MemWr: $1 \rightarrow$ write memory


MemtoReg: $0 \rightarrow ALU$; $1 \rightarrow Mem$

RegDst: $0 \rightarrow$ "rt"; $1 \rightarrow$ "rd"

RegWr: $1 \rightarrow$ write register



Hardware Design Hierarchy




Agenda


- Quick Datapath Review
- Control Implementation
- Administrivia
- Clocking Methodology
- Pipelined Execution
- Pipelined Datapath


Processor Design Process

- Five steps to design a processor:
 - 1. Analyze instruction set → datapath requirements
 - 2. Select set of datapath components & establish clock methodology
 - 3. Assemble datapath meeting the requirements
 - 4. Analyze implementation of each instruction to determine setting of control points that effects the register transfer
 - 5. Assemble the control logic
 - Formulate Logic Equations
 - Design Circuits




Purpose of Control





Purpose of Control




MIPS-lite Instruction RTL

```
Register Transfer Language
Instr
addu
         R[rd] \leftarrow R[rs] + R[rt]; PC \leftarrow PC + 4
subu
         R[rd] \leftarrow R[rs] - R[rt]; PC \leftarrow PC + 4
         R[rt] \leftarrow R[rs] + zero ext(imm16); PC \leftarrow PC + 4
ori
lw
         R[rt] \leftarrow MEM[R[rs] + sign ext(imm16)];
         PC\leftarrow PC+4
         MEM[R[rs]+sign ext(imm16)]←R[rs];
SW
         PC\leftarrow PC+4
beq
         if(R[rs]==R[rt])
              then PC \leftarrow PC + 4 + [sign ext(imm16) | |00]
              else PC←PC+4
```

MIPS-lite Control Signals (1/2)

```
Instr
         Control Signals
addu
          ALUSTC=ReqB, ALUCTT="ADD", ReqDst=rd, ReqWr,
          nPC sel="+4"
subu
          ALUsrc=RegB, ALUctr="SUB", RegDst=rd, RegWr,
          nPC sel="+4"
ori
          ALUSTC=Imm, ALUCTT="OR", ReqDst=rt, ReqWr,
          ExtOp="Zero", nPC sel="+4"
lw
          ALUSTC=Imm, ALUCTT="ADD", RegDst=rt, RegWr,
          ExtOp="Sign", MemtoReg, nPC sel="+4"
          ALUSTC=IMM, ALUCTT="ADD",
                                                MemWr,
SW
          ExtOp="Sign", nPC sel="+4"
         ALUsrc=RegB, ALUctr="SUB", nPC sel="Br"
beq
```

MIPS-lite Control Signals (2/2)



All Supported Instructions

Now how do we implement this table with CL?

Idea #1: Treat instruction names as Boolean variables!

- Idea #1: Treat instruction names as Boolean variables!
 - opcode and funct bits are available to us
 - Use gates to generate signals that are 1 when it is a particular instruction and 0 otherwise


- Idea #1: Treat instruction names as Boolean variables!
 - opcode and funct bits are available to us
 - Use gates to generate signals that are 1 when it is a particular instruction and 0 otherwise
- Examples:

- Idea #2: Use instruction variables to generate control signals
 - Make each control signal the combination of all instructions that need that signal to be a 1


- Idea #2: Use instruction variables to generate control signals
 - Make each control signal the combination of all instructions that need that signal to be a 1
- Examples:

```
- MemWrite = sw
```


```
- RegWrite = add + sub + ori + lw
```



- Idea #2: Use instruction variables to generate control signals
 - Make each control signal the combination of all instructions that need that signal to be a 1
- Examples:
 - MemWrite = sw
 - RegWrite = add + sub + ori + lw
- What about don't cares (X's)?




- Idea #2: Use instruction variables to generate control signals
 - Make each control signal the combination of all instructions that need that signal to be a 1
- Examples:
 - MemWrite = sw
 - RegWrite = add + sub + ori + lw
- What about don't cares (X's)?
 - Want simpler expressions; set to 0!




Controller Implementation


Use these two ideas to design controller




AND Control Logic in Logisim



OR Control Logic in Logisim




Great Idea #1: Levels of Representation/Interpretation




```
temp = v[k];
v[k] = v[k+1];
v[k+1] = temp;
```

```
$t0, 0($2)
lw $t1, 4($2)
sw $t1, 0($2)
    $t0, 4($2)
```


0000 1001 1100 0110 1010 1111 0101 1000 1010 1111 0101 1000 0000 1001 1100 0110 1100 0110 1010 1111 0101 1000 0000 1001 0101 1000 0000 1001 1100 0110 1010 1111






Question: Are the following statements TRUE or FALSE? Assume use of the AND-OR controller design.

- 1) Adding a new *instruction* will NOT require changing any of your existing control logic. (new logic OK though)
- Adding a new control signal will NOT require changing any of your existing control logic. (new logic OK though)



Question: Are the following statements TRUE or FALSE? Assume use of the AND-OR controller design.

- Adding a new instruction will NOT require changing any of your existing control logic. (new logic OK though)
- Adding a new control signal will NOT require changing any of your existing control logic. (new logic OK though)



Agenda


- Quick Datapath Review
- Control Implementation
- Administrivia
- Clocking Methodology
- Pipelined Execution
- Pipelined Datapath


Administrivia


- HW 5 due Thursday
- Project 2 due Sunday
- No lab on Thursday
 - Make up labs encouraged
 - Labs checked off in lab thursday treated as though checked of on tuesday for lateness purposes
- Project 3: Pipelined Processor in Logisim will be released this week


Agenda


- Quick Datapath Review
- Control Implementation
- Administrivia
- Clocking Methodology
- Pipelined Execution
- Pipelined Datapath

























Clocking Methodology




 Storage elements (RegFile, Mem, PC) triggered by same clock

Clocking Methodology



- Storage elements (RegFile, Mem, PC) triggered by same clock
- Critical path determines length of clock period
 - This includes CLK-to-Q delay and setup delay

Clocking Methodology



- Storage elements (RegFile, Mem, PC) triggered by same clock
- Critical path determines length of clock period
 - This includes CLK-to-Q delay and setup delay
- So far we have built a single cycle CPU entire instructions are executed in 1 clock cycle
 - Up next: pipelining to execute instructions in 5 clock cycles

Single Cycle Performance

- Assume time for actions are 100ps for register read or write; 200ps for other events
- Minimum clock period is?

| Instr | Instr fetch | Register read | ALU op | Memory access | Register write | Total time |
|----------|----------------|---------------|--------|------------------|----------------|---------------|
| lw | 200ps | 100 ps | 200ps | 200ps | 100 ps | 800ps |
| SW | 200ps | 100 ps | 200ps | 200ps | | 700ps |
| R-format | 200ps | 100 ps | 200ps | | 100 ps | 600ps |
| beq | 200ps | 100 ps | 200ps | | | 500ps |

Single Cycle Performance

- Assume time for actions are 100ps for register read or write; 200ps for other events
- Minimum clock period is?

| Instr | Instr fetch | Register read | ALU op | Memory access | Register write | Total time |
|----------|----------------|---------------|--------|------------------|----------------|---------------|
| lw | 200ps | 100 ps | 200ps | 200ps | 100 ps | 800ps |
| SW | 200ps | 100 ps | 200ps | 200ps | | 700ps |
| R-format | 200ps | 100 ps | 200ps | | 100 ps | 600ps |
| beq | 200ps | 100 ps | 200ps | | | 500ps |

Single Cycle Performance

- Assume time for actions are 100ps for register read or write; 200ps for other events
- Minimum clock period is?

| Instr | Instr fetch | Register read | ALU op | Memory access | Register write | Total time |
|----------|----------------|---------------|--------|------------------|----------------|---------------|
| lw | 200ps | 100 ps | 200ps | 200ps | 100 ps | 800ps |
| SW | 200ps | 100 ps | 200ps | 200ps | | 700ps |
| R-format | 200ps | 100 ps | 200ps | | 100 ps | 600ps |
| beq | 200ps | 100 ps | 200ps | | | 500ps |

- What can we do to improve clock rate?
- Will this improve performance as well?
 - Want increased clock rate to mean faster programs

Agenda

- Quick Datapath Review
- Control Implementation
- Administrivia
- Clocking Methodology
- Pipelined Execution
- Pipelined Datapath

Pipeline Analogy: Doing Laundry

- Ann, Brian, Cathy, and Dave
 each have one load of clothes to
 wash, dry, fold, and put away
 - Washer takes 30 minutes
 - Dryer takes 30 minutes
 - "Folder" takes 30 minutes
 - "Stasher" takes 30 minutes to put clothes into drawers













Sequential Laundry




Sequential Laundry




Sequential laundry takes 8 hours for 4 loads


Pipelined Laundry




Pipelined Laundry



Pipelined laundry takes 3.5 hours for 4 loads!




Pipelining doesn't help latency of single task, just throughput of entire workload




Pipelining doesn't help latency of single task, just throughput of entire workload


Multiple tasks operating simultaneously using different resources




- Pipelining doesn't help latency of single task, just throughput of entire workload
- Multiple tasks operating simultaneously using different resources
- Potential speedup = number of pipeline stages




- Pipelining doesn't help latency of single task, just throughput of entire workload
- Multiple tasks operating simultaneously using different resources
- Potential speedup = number of pipeline stages
- Speedup reduced by time to fill and drain the pipeline: 8 hours/3.5 hours or 2.3X v. potential 4X in this example



Suppose new
 Washer takes 20
 minutes, new
 Stasher takes 20
 minutes. How much
 faster is pipeline?



- Suppose new
 Washer takes 20
 minutes, new
 Stasher takes 20
 minutes. How much
 faster is pipeline?
 - Pipeline rate limited by slowest pipeline stage



- Suppose new
 Washer takes 20
 minutes, new
 Stasher takes 20
 minutes. How much
 faster is pipeline?
 - Pipeline rate limited by slowest pipeline stage
 - Unbalanced lengths of pipeline stages reduces speedup

Agenda

- Quick Datapath Review
- Control Implementation
- Administrivia
- Clocking Methodology
- Pipelined Execution
- Pipelined Datapath

Recall: 5 Stages of MIPS Datapath


- 1) <u>IF</u>: <u>Instruction Fetch</u>, Increment PC
- 2) <u>ID</u>: <u>Instruction Decode</u>, Read Registers
- 3) <u>EX</u>: <u>Ex</u>ecution (ALU) Load/Store: Calculate Address Others: Perform Operation
- 4) <u>MEM</u>:

Load: Read Data from <u>Mem</u>ory

Store: Write Data to Memory


5) <u>WB</u>: <u>Write Data Back to Register</u>

Pipelined Datapath



- Add registers between stages
 - Hold information produced in previous cycle

Pipelined Datapath



- Add registers between stages
 - Hold information produced in previous cycle
- 5 stage pipeline
 - Clock rate *potentially* 5x faster

- Registers affect flow of information
 - Name registers for adjacent stages (e.g. IF/ID)


- Registers affect flow of information
 - Name registers for adjacent stages (e.g. IF/ID)
 - Registers separate the information between stages
 - You can still pass information around registers

- Registers affect flow of information
 - Name registers for adjacent stages (e.g. IF/ID)
 - Registers separate the information between stages
 - You can still pass information around registers
 - At any instance of time, each stage working on a different instruction!


- Registers affect flow of information
 - Name registers for adjacent stages (e.g. IF/ID)
 - Registers separate the information between stages
 - You can still pass information around registers
 - At any instance of time, each stage working on a different instruction!
- Will need to re-examine placement of wires and hardware in datapath

More Detailed Pipeline


Examine flow through pipeline for 1w




Instruction Fetch (IF) for Load




Instruction Decode (ID) for Load






Execute (EX) for Load





Memory (MEM) for Load






Write Back (WB) for Load

There's something wrong here! (Can you spot it?)






Write Back (WB) for Load


There's something wrong here! (Can you spot it?)





Corrected Datapath

Now any instruction that writes to a register will work properly



Technology Break

Agenda

- Quick Datapath Review
- Control Implementation
- Administrivia
- Clocking Methodology
- Pipelined Execution
- Pipelined Datapath (Continued)


<u>Time</u>


IF


<u>Time</u>





IF



















Time MEM IID **WB** IF EX MEM IF **WB** EX ID MEM **WB** ID EX IF EX MEMI WB ID ID EX **MEM WB** EX MEM IF

- Every instruction must take same number of steps, so some will idle
 - e.g. MEM stage for any arithmetic instruction


Graphical Pipeline Diagrams



Graphical Pipeline Diagrams




Use datapath figure below to represent pipeline:



Graphical Pipeline Representation

RegFile: right half is read, left half is write



Instruction Level Parallelism (ILP)

- Pipelining allows us to execute parts of multiple instructions at the same time using the same hardware!
 - This is known as instruction level parallelism
- Recall: Types of parallelism
 - DLP: same operation on lots of data (SIMD)
 - TLP: executing multiple threads "simultaneously" (OpenMP)

Pipeline Performance (1/3)

 Use T_c ("time between completion of instructions") to measure speedup

-
$$T_{c,pipelined} \ge \frac{T_{c,single-cycle}}{Number of stages}$$

Pipeline Performance (1/3)

 Use T_c ("time between completion of instructions") to measure speedup

$$- \quad T_{c,pipelined} \ge \frac{T_{c,single-cycle}}{Number of stages}$$

- Equality only achieved if stages are balanced (i.e. take the same amount of time) and register timing costs are negligible
- If not balanced, speedup is reduced

Pipeline Performance (1/3)

 Use T_c ("time between completion of instructions") to measure speedup

$$- \quad T_{c,pipelined} \ge \frac{T_{c,single-cycle}}{Number of stages}$$

- Equality only achieved if stages are balanced (i.e. take the same amount of time) and register timing costs are negligible
- If not balanced, speedup is reduced
- Speedup due to increased throughput
 - Latency for each instruction does not decrease


Pipeline Performance (2/3)

- Assume time for stages is
 - 100ps for register read or write
 - 200ps for other stages


| Instr | Instr fetch | Register read | ALU op | Memory access | Register write | Total time |
|----------|----------------|---------------|--------|---------------|----------------|---------------|
| lw | 200ps | 100 ps | 200ps | 200ps | 100 ps | 800ps |
| SW | 200ps | 100 ps | 200ps | 200ps | | 700ps |
| R-format | 200ps | 100 ps | 200ps | | 100 ps | 600ps |
| beq | 200ps | 100 ps | 200ps | | | 500ps |

- What is pipelined clock rate?
 - Compare pipelined datapath with single-cycle datapath

Pipeline Performance (3/3)



Pipeline Performance (3/3)



MIPS Instruction Set designed for pipelining!

- MIPS Instruction Set designed for pipelining!
- All instructions are 32-bits
 - Easier to fetch and decode in one cycle

- MIPS Instruction Set designed for pipelining!
- All instructions are 32-bits
 - Easier to fetch and decode in one cycle
- Few and regular instruction formats, 2 source register fields always in same place
 - Can decode and read registers in one step


- MIPS Instruction Set designed for pipelining!
- All instructions are 32-bits
 - Easier to fetch and decode in one cycle
- Few and regular instruction formats, 2 source register fields always in same place
 - Can decode and read registers in one step
- Memory operands only in Loads and Stores
 - Can calculate address 3rd stage, access memory 4th stage

- MIPS Instruction Set designed for pipelining!
- All instructions are 32-bits
 - Easier to fetch and decode in one cycle
- Few and regular instruction formats, 2 source register fields always in same place
 - Can decode and read registers in one step
- Memory operands only in Loads and Stores
 - Can calculate address 3rd stage, access memory 4th stage
- Alignment of memory operands
 - Memory access takes only one cycle

Question: Assume the stage times shown below. Suppose we remove loads and stores from our ISA. Consider going from a single-cycle implementation to a 4-stage pipelined version.

| Instr Fetch | Reg Read | ALU Op | Mem Access | Reg Write |
|-------------|----------|--------|------------|-----------|
| 200ps | 100 ps | 200ps | 200ps | 100 ps |


- 1) The *latency* will be 1.25x slower.
- 2) The *throughput* will be 3x faster.



Question: Assume the stage times shown below. Suppose we remove loads and stores from our ISA. Consider going from a single-cycle implementation to a 4-stage pipelined version.

| Instr Fetch | Reg Read | ALU Op | Mem Access | Reg Write |
|-------------|----------|--------|------------|-----------|
| 200ps | 100 ps | 200ps | 200ps | 100 ps |

- 1) The *latency* will be 1.25x slower.
- 2) The *throughput* will be 3x faster.



Summary

- Implementing controller for your datapath
 - Take decoded signals from instruction and generate control signals
 - Use "AND" and "OR" Logic scheme
- Pipelining improves performance by exploiting Instruction Level Parallelism
 - 5-stage pipeline for MIPS: IF, ID, EX, MEM, WB
 - Executes multiple instructions in parallel
 - Each instruction has the same latency
 - Be careful of signal passing (more on this next lecture)