Data Manipulation

Introduction to Computer
Yu-Ting Wu
(with some slides borrowed from Prof. Tian-Li Yu)

Introduction to Computer 2022

1


Outline

- Computer architecture
- Machine language
- Program execution
- Arithmetic and logic
- Communicating with other devices
- Other architectures


Outline

- Computer architecture
- Machine language
- Program execution
- Arithmetic and logic
- Communicating with other devices
- Other architectures

2



3



Level	1	2	3	4	5
Name	registers	cache	main memory	solid-state disk	magnetic disk
Typical size	< 1 KB	< 16MB	< 64GB	< 1 TB	< 10 TB
Implementation technology	custom memory with multiple ports CMOS	on-chip or off-chip CMOS SRAM	CMOS SRAM	flash memory	magnetic disk
Access time (ns)	0.25-0.5	0.5-25	80-250	25,000-50,000	5,000,000
Bandwidth (MB/sec)	20,000-100,000	5,000-10,000	1,000-5,000	500	20-150
Managed by	compiler	hardware	operating system	operating system	operating system
Backed by	cache	main memory	disk	disk	disk or tape

Introduction to Computer 2022 Recap: Storage Structure storage capacity access time U can manipulate registers the content smaller primary cache **CPU** can access volatile main memory storage (load/store) nonvolatile nonvolatile memory secondary Need I/O hard-disk drives optical disk tertiary magnetic tapes

6

Example of Adding Two Values

• Procedure

- Get one of the values to be added from the memory and place it in a register R1
- Get the other value to be added from the memory and place it in another register R2

 LOAD BU

Introduction to Computer 2022

- Activate the addition circuitry with the registers R1 and R2 as inputs and another register designated to hold the result

 ADD
- Store the result in memory STORE BUS
- Stop

Outline

- · Computer architecture
- · Machine language
- Program execution
- Arithmetic and logic
- · Communicating with other devices
- Other architectures

9

Introduction to Computer 2022


Machine Language Philosophies

- The set of all instructions recognized by a machine
- Reduced Instruction Set Computing (RISC)
 - Few, simple, efficient, and fast instructions
 - Examples: PowerPC, SPARC
- Complex Instruction Set Computing (CISC)
 - Many, convenient, and powerful instructions
 - Examples: Intel x86 and x86-64

Introduction to Computer 2022

Machine Instructions

- An instruction encoded as a bit pattern recognizable by the CPU
 - Data transfer
 - LOAD, STORE, I/O
 - Arithmetic / Logic
 - · ADD, SUB, etc.
 - AND, OR, SHIFT, etc.
 - Control
 - JUMP, HALT



10

Introduction to Computer 2022

10

12


Outline

- · Computer architecture
- Machine language
- Program execution
- Arithmetic and logic
- Communicating with other devices
- Other architectures

1

1

11




Program Execution (cont.) · How Program Counter and Instruction Register works Program counter contains address of first instructions. CPU Main memory Registers 0xA0 0x15 Program counter 0x0 🔲 0x6C 0xA1 0xA0 0xA2 0x16 0x1 🔲 Program is 0xA3 0x6D main memory beginning at address 0xA0. 0x2 🖂 0xA4 0xA5 0x56 0xA6 0x30 Instruction register 0xA7 0x6E 0xA8 0xC0 0xF 🖂 0xA9 0x00

Introduction to Computer 2022 Program Execution (cont.) · How Program Counter and Instruction Register works • At the beginning of the fetch step, the instruction starting at addresses **0xA0** is retrieved from the memory and placed in the Instruction Register Program counter Address Cells 0xA0 15 Bus 6C 0xA1 Instruction register 0xA2 16 0x156C 0xA3 6D Assume each instruction is two-byte long

Introduction to Computer 2022 **Program Execution (cont.)** · How Program Counter and Instruction Register works • Then the **Program Counter is incremented** so that it points to the next instruction CPU Main memory Address Cells Program counter 0xA2 15 0xA0 Bus 0xA1 6C Instruction register 0x156C 0xA2 16 6D 0xA3

14

16



Encoded instructions	Translation	Possible Assembly	Possible C
0x156C	Load register 0x5 with the bit pattern found in the memory cell at address 0x6C.	LOAD 5, 6C	
0x166D	Load register 0x6 with the bit pattern found in the memory cell at address 0x6D.	LOAD 6, 6D	
0x5056	Add the contents of register 0x5 and 0x6 as though they were two's complement representation and leave the result in register 0x0.	ADD 0, 5, 6	c = a + b;
0x306E	Store the contents of register 0x0 in the memory cell at address 0x6E.	STORE 0, 6E	
0xC000	Halt.	HALT	

Program Execution Overview

• Machine cycle (repeat these 3 steps)


1. Retrieve the next instruction from memory (as indicated by the program counter) and then increment the program counter.

2. Decode the bit pattern in the instruction register.

in the instruction register.

• Clock: how many machine cycles can be done in 1 sec.

• E.g., 3.0 GHz (3 x 10⁹ cycles in 1 sec.)



Outline

- · Computer architecture
- Machine language
- Program execution
- Arithmetic and logic
- Communicating with other devices

Introduction to Computer 2022

· Other architectures


21


Introduction to Computer 2022 Arithmetic / Logic Unit (ALU) (cont.) · Arithmetic operations Logic operations Left Right · Logic shift $b_7 b_6 b_5 b_4 b_3 b_2 b_1 b_0$ b₆ b₅ b₄ b₃ b₂ b₁ b₀ 0 0 b₇ b₆ b₅ b₄ b₃ b₂ b₁ 00101011 43 00101011 43 **→** 01010110 86 **→** 00010101 21 11110101 -11 11110101 -11 **→** 11101010 -22 **O**1111010 122

Introduction to Computer 2022 Arithmetic / Logic Unit (ALU) Arithmetic operations Logic operations Masking **AND** OR **XOR** 01010101 01010101 01010101 00001111 00001111 00001111 00000101 01011111 01011010 Setting the first Setting the latter Inverting the latter 4 bits to 0 4 bits to 1 4 bits

22


Introduction to Computer 2022 **Arithmetic / Logic Unit (ALU) (cont.)** · Arithmetic operations Logic operations Left Right Arithmetic shift b₇ b₆ b₅ b₄ b₃ b₂ b₁ b₀ 00101011 43 00101011 43 **→** 01010110 86 **O**00010101 21 11110101 -11 11110101 -11 **→** 11101010 -22 **➡** 11111010 -6





Outline

Computer architecture
Machine language
Program execution
Arithmetic and logic
Communicating with other devices
Other architectures



Communicating with Other Devices (cont.)

- Direct memory access (DMA)
 - Once authorized, controllers can access data directly from the main memory without notifying the CPU
 - Main memory access by a controller over the bus
- Handshaking
 - 2-way communication
 - The process of coordinating the transfer of data between the computer and the peripheral device
- Communication media
 - Parallel: several signals transferred at the same time, each on a separate "line" (computer's internal bus)
 - **Serial**: signals are transferred one after the other over a single "line" (U**S**B, FireWire)

29

29

Introduction to Computer 2022

Outline

- · Computer architecture
- · Machine language
- Program execution
- Arithmetic and logic
- Communicating with other devices
- · Other architectures

Introduction to Computer 2022

Data Communication Rates


- Measurement unit
 - bps: bits per second
 - Kbps: Kilo-bps (1,000 bps)
 - Mbps: Mega-bps (1,000,000 bps)
 - Gbps: Giga-bps (1,000,000,000 bps)
- Bandwidth: maximum available rate


30

Introduction to Computer 2022

30

Dinalinin






Introduction to Computer 2022 Parallel / Distributed Computing (cont.) · Issues of parallel / distributed computing · Data dependency Load balancing Synchronization Reliability

Introduction to Computer 2022 Parallel / Distributed Computing Parallel processing · Use multiple processors simultaneously • SISD: Single Instruction, Single Data · No parallel processing • SIMD: Single Instruction, Multiple Data · Same program, different data • MIMD: Multiple Instruction, Multiple Data · Different programs, different data · Distributed computing · Linking several computers via a network · Separate processors, separate memory

34



Introduction to Computer 2022

Parallel / Distributed Computing (cont.)

- Speedup of parallel computing (Amdahl's law)
 - Assume S is the serial portion and the system has N processing cores

$$speedup \le \frac{1}{S + \frac{(1-S)}{N}}$$

- Example:
 - 75% parallel / 25% serial, moving from 1 to 2 cores results in a speedup of 1.6 times
- As N approaches infinity, speedup approaches 1/S

37

37

Introduction to Computer 2022

Any Questions?

10

Parallel / Distributed Computing (cont.)

• Speedup of parallel computing (Amdahl's law)

