Homework 5, Simulation

EE 311 Kevin Evans April 6, 2020 ID: 11571810


The amplifier specifications are given as:

• Low frequency gain: exceeding 12 dB (4 V/V)

• Bandwidth: exceeding 500 MHz

• VDD: 1.2 V

For this circuit, the small-signal equivalent is:



From this, the amplifier gain G_v is given as

$$G_v = g_m (r_o \parallel R_D \parallel Z_C)$$
$$= g_m R_{eq}$$

As the capacitor has a fairly tiny value, this will be fairly neglible at lower frequencies. Nearing the bandwidth frequency, its impedance will affect the output fairly significantly,

$$Z_C \bigg|_{500\,\mathrm{MHz}} = \frac{1}{j\omega C} \approx 6.4\,\mathrm{k}\Omega$$

Knowing this, we must choose a drain resistance R_D value that is less than Z_C . The transconductance and dynamic resistance is given as

$$g_m = \sqrt{2 k_n \frac{W}{L} I_D}$$
$$r_o = \frac{1}{\lambda I_D}$$

From this, we can calculate R_D for any I_D and aspect ratio for a target gain of 4 V/V,

$$R_D = (R_{eq}^{-1} - r_0^{-1})$$
$$= \left(\frac{g_m}{4} - r_0^{-1}\right)$$

From the last simulation assignment (HW 2), we obtained the I_D - V_{ds} characteristics for this NMOS transistor at its default W/L ratio. From these curves, we can somewhat arbitrarily choose a bias current of $I_D=80\,\mu\text{A}$. If we use MATLAB to simply calculate the resistance, we can iterate through potential values of W/L until we find a resistance R_D that is near Z_C at higher frequencies.

```
% parameters to try out
I_d
     = 80e-6;
                                 % drain current (A)
WL
                                 % aspect ratio (um/um)
     = 32;
% const params, given in modelfile
Kn = 210.88e-6;
                                 % (A/V^2)
     = 1.127257;
L
                                 % lambda
     = 4;
                                 % gain (V/V)
Av
Vtn
     = 0.3074;
                                 % threshold voltage (V)
Vdd = 1.2;
                                 % PS voltage (V)
% intermediate calculations
g_m = sqrt(2*Kn*I_d*WL);
                               % transconductance
r_o = 1 / (L*I_d);
                                % dynamic resistance
                                 % total output resistance
R_eq = Av / g_m;
% target values
R_d = 1/(1/R_eq - 1/r_o); % omitting the Zc
V_{ov} = \mathbf{sqrt}(2 * I_d / (Kn * WL)); % overdrive voltage
V_g = V_ov + Vtn;
                                % gate voltage
V_d = Vdd - I_d * R_d;
                                % drain voltage @ I_d
disp("Resistance = " + R_d + " ohm");
disp("Gate voltage = " + V_g + " V (DC)");
disp("Drain voltage = " + V_d + " V (DC)");
```


MATLAB output:

```
Resistance = 5896.5168 ohm

Gate voltage = 0.46138 V (DC)

Drain voltage = 0.72828 V (DC)
```

At $80\,\mu\text{A}$, a W/L ratio of $32\,\mu\text{m}/\mu\text{m}$ should produce a gain of $4\,V/V$ with a drain resistance of $5.9\,\mathrm{k}\Omega$, which is less than the impedance of the capacitor at the upper-bandwidth frequencies. At this bias current, the gate voltage will need to be biased at $461\,\mathrm{m}V$. In Cadence, the circuit was built with these values:



Running the simulation, the low frequency gain is $12.2\,\mathrm{dB}$ with a 3dB frequency around $516\,\mathrm{MHz}$. This exceeds the specifications.

