Lecture 11

Representation of Programs

CPSC 275
Introduction to Computer Systems

Intel x86 Processors


- Totally dominate today's laptop/desktop/server market
- Evolutionary design
 - Backwards compatible up until 8086, introduced in 1978
 - Added more features as time goes on
- Complex instruction set computer (CISC)
 - Many different instructions with many different formats
 - Hard to match performance of Reduced Instruction Set Computers (RISC). Read CSaPP pp. 342-344 for more coverage on this.

Intel x86 Evolution: Milestones

Name Date Transistors MHz

- 8086 1978 29K 5-10
 - First 16-bit processor. Basis for IBM PC & DOS
 - 1MB address space
- 386 1985 275K 16-33
 - First 32 bit processor, referred to as IA32
 - Added flat addressing
 - Capable of running Unix
 - 32-bit Linux/gcc generates instructions for this model by default
- Pentium 4F 2004 125M 2800-3800
 - First 64-bit processor, referred to as x86-64

Intel Core i7-970



Year: 2010


Transistors: > 700MCPU Clock: 3.2-3.4 GHz


x86 Clones: Advanced Micro Devices (AMD)


- Historically
 - -AMD has followed just behind Intel
 - -A little bit slower, a lot cheaper
- Then
 - Recruited top circuit designers from Digital Equipment Corp. and other downward trending companies
 - -Built Opteron: tough competitor to Pentium 4
- -Developed x86-64, their own extension to 64 bits


Some Definitions

- Architecture: (also instruction set architecture: ISA)
 The parts of a processor design that one needs to understand to write assembly code.
 - Examples: instruction set specification, registers.
- Microarchitecture: Implementation of the architecture.
 - Examples: cache sizes and core frequency.
- Example ISAs (Intel): x86, IA-32
- We will focus only on IA-32.












Assembly Characteristics: Operations Perform arithmetic function on register or memory data

- Transfer data between memory and register
 - Load data from memory into register

 - Store register data into memory
- Transfer control
 - Unconditional jumps to/from procedures
 - Conditional branches







```
Simple Memory Addressing Modes

Normal: (R) Mem[Reg[R]]

Register R specifies memory address


mov1 (%ecx), %eax


With displacement: D(R) Mem[Reg[R]+D]


Register R specifies start of memory region


Constant displacement D specifies offset


mov1 8 (%ebp), %edx
```


























Practice Problems

Read CSaPP Sec. 3.0 (Intro to the chapter),
 3.1-3.4 and try the following problems: