Computer-Aided VLSI System Design

Homework 1: Arithmetic Logic Unit

Graduate Institute of Electronics Engineering, National Taiwan University



Goal



- In this homework, you will learn
 - How to design ALU with simple operations
 - Differences between combinational circuit and sequential circuit
 - How to define registers and wires
 - How to read spec


Introduction



- The Arithmetic logic unit (ALU) is one of the components of a computer processor
- In this homework, you are going to design an ALU being able to compute special operations

Block Diagram





Input/Output




Signal	1/0	Width	Simple Description
i_clk	I	1	Clock signal in the system
i_rst_n	I	1	Active low asynchronous reset
i_valid	I	1	The signal is high if input data is ready
i_data_a	I	8	Signed input data with 2's complement representation (3b integer + 5b fraction)
i_data_b	I	8	
i_inst	I	3	Instruction for ALU to operate
o_valid	0	1	Set high if ALU is ready to output result
o_data	0	8	Result after ALU processing with 2's complement representation (3b integer + 5b fraction)

Specification (1)




- All inputs are synchronized with the negative edge clock
- All outputs should be synchronized at clock rising edge (Flipflops are added at outputs)
- Active low asynchronous reset (You should set all your outputs to be zero when i_rst_n is low)



Specification (2)




- i_valid will be pulled high for one cycle for ALU to get i_data_a,
 i_data_b and i_inst
- i_valid will be pulled high anytime
- o_valid should be pulled high for only one cycle for every o_data



Specification (3)



- When o_valid is high, the testbench will get your output at negative clock edge to check the answer
- You can raise your o_valid anytime. TA will check your answer when o_valid is high



Instructions

Operation	i_inst [2:0]	Meaning	Note
Signed Addition	2'b000	o_data = i_data_a + i_data_b	Output might saturate
Signed Subtraction	2'b001	o_data = i_data_a - i_data_b	Output might saturate
Signed Multiplication	2'b010	o_data = i_data_a * i_data_b	Output might saturate
NAND	2'b011	o_data = (i_data_a · i_data_b)'	Bit-wise
XNOR	2'b100	o_data = (i_data_a ⊕ i_data_b)'	Bit-wise
Sigmoid	2'b101	o_data = <i>σ</i> (i_data_a)	Use piece-wise linear approximation
Right Circular Shift	2'b110	see p.15	View i_data_b as shift amount (8b integer)
Min	2'b111	o_data = min (i_data_a, i_data_b) If i_data_a = i_data_b, o_data = i_data_a	

Output Saturation & Rounding




- For instruction 000, 001 and 010, output value might exceed the range of 8b representation (3b integer + 5b fraction)
- For instruction 000, 001 and 010, if the output value exceeds the maximum value of 8b representation, use the maximum value as output, and vice versa
- For instructions 010, the result need to be rounded to nearest number before output

Sigmoid Function



- For instructions 101, you need to implement a sigmoid function which is a popular activation function in in an artificial neural network
- However, it's not intuitive to implement an exponential operation on hardware directly




$$\sigma(z) = \frac{1}{1 + e^{-z}}$$

Sigmoid Function Approximation




- In order to have a easier implementation, we use piecewise linear approximation to compute sigmoid function
- Divide the curve to 3 straight-line segments to compute the output



Sigmoid Function Approximation




- Make the appropriate use of the slope of 2nd segment
- The 3 segments have 2 intersections at z=2 & z=-2 respectively
- Output needed to be rounded down




Shift Operations



- In logical shift the new bits that are shifted in always get the value zero
- In circular shift, also called rotation, use the bit that got shifted out at one end and inserts it back as the new bit value at the other end
- For instruction 110, you should implement right circular shift function and view i_data_b as rotation amount (8b integer)





Other Considerations



- Bit-wise operation for instruction 011 and 100
- For instruction 111, if i_data_a = i_data_b, just output i_data_a
- Before and after the operation, if the total number of bits of the variable (reg or wire) is inconsistent, the system presets to complement the zero extension. Please use sign extension for the signal at appropriate time
- For fixed-point operation, please pay attention to the position of separation between integer and fraction after ALU operation

alu.v



```
module alu #(
 1
         parameter INT W = 3,
 2
         parameter FRAC_W = 5,
 3
         parameter INST W = 3,
 4
         parameter DATA W = INT W + FRAC W
 5
 6
 7
         input
                                 i clk,
 8
         input
                                 i rst n,
9
         input
                                 i valid,
        input signed [DATA W-1:0] i data a,
10
11
        input signed [DATA W-1:0] i data b,
        input [INST W-1:0] i inst,
12
        output
                                o valid,
13
        output [DATA W-1:0] o data
14
15
     );
16
17
    // Wires and Registers
18
19
20
     reg [DATA_W:0] o_data_w, o_data_r;
21
     reg o_valid_w, o_valid_r;
    // ---- Add your own wires and registers here if needed ---- //
22
23
24
```

alu.v




```
25
    // Continuous Assignment
26
27
     assign o_valid = o_valid_r;
28
     assign o data = o data r;
29
    // ---- Add your own wire data assignments here if needed ---- //
30
31
32
33
    // Combinational Blocks
34
35
    // ---- Write your combinational block design here ---- //
36
     always@(*) begin
37
      o data w = ;
38
      o_valid_w = ;
39
40
     end
```

alu.v



```
42
43 // Sequential Block
44 // ---
   // ---- Write your sequential block design here ---- //
45
     always@(posedge i_clk or negedge i_rst_n) begin
46
47
         if(!i rst n) begin
            o_data_r <= 0;
48
             o_valid_r <= 0;
49
         end else begin
50
             o data r <= o data w;
51
             o_valid_r <= o_valid_w;
52
53
         end
54
     end
     endmodule
55
```

testbench.v



Commands



- 01_run
 - Run all instructions

```
ncverilog testbench.v alu.v +define+(ALL) +access+rw
```

Run specific instrcution

```
ncverilog testbench.v alu.v +define+I0 +access+rw
```

Commands



09_clean

```
rm -rf *.history
rm -rf *.key
rm -rf novas.rc
rm -rf novas.fsdb
rm -rf *.log
rm -rf INCA_libs nWaveLog
rm -rf *~
rm -rf nWaveLog
rm -rf BSSLib.lib++
rm -rf novas.conf
```

Pattern (Input Data)



	i_data_b	i_data_a
1	11001000	00011110
2	01100110	10111011
3	00011110	10010011
4	01011000	00000101
5	11101011	00111101
6	11001111	11101111
7	00011001	11110111
8	00010000	01111111
9	01010000	01110000
10	10111111	10100101

Pattern (Golden Output)



o_data

1	11100110
2	00100001
3	10110001
4	01011101
5	00101000
6	10111110
7	00010000
8	01111111
9	01111111
10	10000000

Grading Policy (1)



TA will run your code with following command

ncverilog testbench.v alu.v +define+ALL +access+rw

Grading Policy (2)



Released pattern 80%

Operation	i_inst [2:0]	Score
Signed Addition	2'b000	10%
Signed Subtraction	2'b001	10%
Signed Multiplication	2'b010	10%
NAND	2'b011	5%
XNOR	2'b100	5%
Sigmoid	2'b101	20%
Right Circular Shift	2'b110	10%
Min	2'b111	10%

- Hidden pattern: 20%
 - Hidden pattern contains 9 different instructions
 - Only if you pass all patterns will you get full 20% score

Grading Policy (3)



- Delay submission
 - In one day: (original score)*0.6
 - In two days: (original score)*0.3
 - More than two days: 0 point for this homework
- Lose 3 point for any wrong naming rule or format for submission

Submission



- Create a folder named studentID_hw1, and put all below files into the folder
 - alu.v
- Compress the folder studentID_hw1 in a tar file named studentID_hw1.tar
 - Use lower case for the letter in your student ID. (Ex. r09943115_hw1)
- Submit to NTU cool

Discussion







電腦輔助積體電路系統設計 (EEE5022) > 討論 > [HW1]Discussion











課程資訊











111-1

課程內容

公告

作業

成績

討論

文件

頁面

成員

Ø

線上測驗

設定



[HW1]Discussion

陳定揚 (CHEN, TING-YANG)

所有班別

HW1相關問題在此討論,並請以下列格式發問,方便助按照每個問題回答

- 1. 問題一
- 2. 問題二

另外,若需要截圖,請勿把自己的code截圖上傳,變成大家的參考答案,若違反將扣本次作業總分10分。

祝同學們學習順心

TA

References



- Reference for 2'complement:
 - https://en.wikipedia.org/wiki/Two%27s_complement
- To understand fixed-point representation with fraction number:
 - https://reurl.cc/D3xQnR