

A) the flip-flop triggers on the negative edge of the clock pulse

p) the flip-flop triggers on the positive edge

of the clock pulse

4.

20)

1 tope (clock to a)

- time from triggery edge of clock to LOW-to-HIGH

branistion of the a output.

2. t pHL (clock to a)


- time from triggery edge of clock to the HIGH - 10 - LOW transition of the a output


3. tpl (DRE to a)

- time from triggering edge of clock to the \$116+1- to LOW transitation of the Q output

4. tpHL (CLR to Q)

- time from assertion of the present input to the LOW-to-HIBH transition of the Q out put





$$T_{min} = 5_{ns} + 2_{ns} = 7_{ns}$$

 $f_{MAX} = \frac{1}{T_{min}} = \frac{1}{7_{ns}} = 142.9 MHZ$

