
## 2023 Digital IC Design Homework 5

2023 Digital IC Design Homework 5				
NAME	劉兆	奸		
Student ID	N26	112437		
Simulation Result				
Functional simulation		Completed	Gate-level	Completed
			simulation	
***************************************			************************	
** Simulation completed successfully!			Simulation completed successfully!	
** Note: \$finish : D:/intel_verilog/modelsim_ase/win32aloem			\$finish : D:/intel_verilog/modelsim_ase/win32aloem/HW5,	
Time: 5766180 ns Iteration: 1 Instance: /testfixture			5766180 ns Iteration: 1 Instance: /testfixture	
1				
Evaluation Results				
test1.png		25.29	test2.png	24.78
test3.png		29.13	test4.png	21.0
test5.png		21.98	test6.png	25.27
Description of your design				
我的設計流程是先將 data in 所有值存到對應的 channal 內,在去針對三種				
channal 所缺乏的 pixel 部分用雙線性內差法實作出來。				
實作部分舉例說 blue channal,分別是奇數列和偶數行有值,我會先將偶數列				
的空缺 pixel 計算出來,如下圖:				
mem[129] = (mem[128] + mem[130]) / 2				
128 129 130				
在去計算奇數行的空缺 pixel 將值計算出來,如下圖:				
mem[256] = (mem[128] + mem[384]) / 2				
128				



Scoring = average PSNR of the six test images

\* PSNR of all interpolation results should meet at least the baseline.