## **Machine-Level Programming I: Basics**

## **Today: Machine Programming I: Basics**

- History of Intel processors and architectures
- C, assembly, machine code
- Assembly Basics: Registers, operands, move
- Arithmetic & logical operations

#### Intel x86 Processors

#### Dominate laptop/desktop/server market

#### Evolutionary design

- Backwards compatible up until 8086, introduced in 1978
- Added more features as time goes on

#### Complex instruction set computer (CISC)

- Many different instructions with many different formats
  - But, only small subset encountered with Linux programs
- Hard to match performance of Reduced Instruction Set Computers (RISC)
- But, Intel has done just that!
  - In terms of speed. Less so for low power.

### **Intel x86 Evolution: Milestones**

| Name           | Date           | <b>Transistors</b>          | MHz       |
|----------------|----------------|-----------------------------|-----------|
| <b>8086</b>    | 1978           | 29K                         | 5-10      |
| First 16-bit   | Intel processo | or. Basis for IBM PC & D    | OS        |
| 1MB addres     | ss space       |                             |           |
| <b>386</b>     | 1985           | 275K                        | 16-33     |
| First 32 bit I | ntel processo  | r , referred to as IA32     |           |
| Added "flat    | addressing",   | capable of running Unix     | <         |
| Pentium 4E     | 2004           | 125M                        | 2800-3800 |
| First 64-bit   | Intel x86 proc | essor, referred to as $x86$ | 5-64      |
| Core 2         | 2006           | 291M                        | 1060-3500 |
| First multi-c  | ore Intel proc | essor                       |           |
| Core i7        | 2008           | 731M                        | 1700-3900 |
| Four cores     |                |                             |           |

## Intel x86 Processors, cont.

#### Machine Evolution

| Machine Evolution |      |      |  |
|-------------------|------|------|--|
| <b>386</b>        | 1985 | 0.3M | Integrated Memory Controller – 3 Ch DDR3   |
| Pentium           | 1993 | 3.1M | The state of the s |
| Pentium/MMX       | 1997 | 4.5M | Core 0 Core 1 Core 2 Core 3  |
| PentiumPro        | 1995 | 6.5M |  |
| Pentium III       | 1999 | 8.2M |  |
| Pentium 4         | 2001 | 42M  | Q  |
| Core 2 Duo        | 2006 | 291M | P Shared L3 Cache  |
| Core i7           | 2008 | 731M |  |

#### Added Features

- Instructions to support multimedia operations
- Instructions to enable more efficient conditional operations
- Transition from 32 bits to 64 bits
- More cores

#### 2015 State of the Art


Core i7 Broadwell 2015

#### Desktop Model

- 4 cores
- Integrated graphics
- 3.3-3.8 GHz
- **65W**

#### Server Model

- 8 cores
- Integrated I/O
- **2-2.6** GHz
- **45W**



# x86 Clones: Advanced Micro Devices (AMD)

#### Historically

- AMD has followed just behind Intel
- A little bit slower, a lot cheaper

#### Then

- Recruited top circuit designers from Digital Equipment Corp. and other downward trending companies
- Built Opteron: tough competitor to Pentium 4
- Developed x86-64, their own extension to 64 bits

#### Recent Years

- Intel got its act together
  - Leads the world in semiconductor technology
- AMD has fallen behind
  - Relies on external semiconductor manufacturer

## Intel's 64-Bit History

- 2001: Intel Attempts Radical Shift from IA32 to IA64
  - Totally different architecture (Itanium)
  - Executes IA32 code only as legacy
  - Performance disappointing
- 2003: AMD Steps in with Evolutionary Solution
  - x86-64 (now called "AMD64")
- Intel Felt Obligated to Focus on IA64
  - Hard to admit mistake or that AMD is better
- 2004: Intel Announces EM64T extension to IA32
  - Extended Memory 64-bit Technology
  - Almost identical to x86-64!
- All but low-end x86 processors support x86-64
  - But, lots of code still runs in 32-bit mode

## **Our Coverage**

- **IA32** 
  - The traditional x86
- **x86-64** 
  - The standard
  - \$ gcc hello.c
  - \$ gcc -m64 hello.c

#### Presentation

- Book covers x86-64
- Web aside on IA32
- We will only cover x86-64

## **Today: Machine Programming I: Basics**

- History of Intel processors and architectures
- C, assembly, machine code
- Assembly Basics: Registers, operands, move
- Arithmetic & logical operations

#### **Definitions**

- Architecture: (also ISA: instruction set architecture) The parts of a processor design that one needs to understand or write assembly/machine code.
  - Examples: instruction set specification, registers.
- Microarchitecture: Implementation of the architecture.
  - Examples: cache sizes and core frequency.


#### Code Forms:

- Machine Code: The byte-level programs that a processor executes
- Assembly Code: A text representation of machine code

#### Example ISAs:

- Intel: x86, IA32, Itanium, x86-64
- ARM: Used in almost all mobile phones

## **Assembly/Machine Code View**



#### **Programmer-Visible State**


- PC: Program counter
  - Address of next instruction
  - Called "RIP" (x86-64)
- Register file
  - Heavily used program data
- Condition codes
  - Store status information about most recent arithmetic or logical operation
  - Used for conditional branching

#### Memory

- Byte addressable array
- Code and user data
- Stack to support procedures

## **Turning C into Object Code**

- Code in files p1.c p2.c
- Compile with command: gcc -0g p1.c p2.c -o p
  - Use basic optimizations (-0g) [New to recent versions of GCC]
  - Put resulting binary in file p



## **Compiling Into Assembly**

#### C Code (sum.c)

#### **Generated x86-64 Assembly**

```
sumstore:
   pushq %rbx
   movq %rdx, %rbx
   call plus
   movq %rax, (%rbx)
   popq %rbx
   ret
```

#### **Obtain with command**

gcc -Og -S sum.c

Produces file sum.s

Warning: Will get different results on different machines due to different versions of gcc and different compiler settings.

## **Assembly Characteristics: Data Types**

- "Integer" data of 1, 2, 4, or 8 bytes
  - Data values
  - Addresses (untyped pointers)
- Floating point data of 4, 8, or 10 bytes
- Code: Byte sequences encoding series of instructions
- No aggregate types such as arrays or structures
  - Just contiguously allocated bytes in memory

## **Assembly Characteristics: Operations**

- Perform arithmetic function on register or memory data
- Transfer data between memory and register
  - Load data from memory into register
  - Store register data into memory
- Transfer control
  - Unconditional jumps to/from procedures
  - Conditional branches

## **Object Code**

#### Code for sumstore

#### 0x0400595: 0x53 0x48 0x89 0xd3 0xe8 0xf2 0xff

0xff

0x48

0x5b

0xc3

- Total of 14 bytes
- Each instruction 1, 3, or 5 bytes
  - Starts at address0x0400595

#### Assembler

- Translates . s into . o
- Binary encoding of each instruction
- Nearly-complete image of executable code
- Missing linkages between code in different files

#### Linker

- Resolves references between files
- Combines with static run-time libraries
  - E.g., code for malloc, printf
- Some libraries are dynamically linked
  - Linking occurs when program begins execution

## **Machine Instruction Example**

0x40059e: 48 89 03

#### C Code

Store value t where designated by dest

#### Assembly

- Move 8-byte value to memory
  - Quad words in x86-64 parlance
- Operands:

t: Register %rax

dest: Register %rbx

\*dest: Memory M[%rbx]

#### Object Code

- 3-byte instruction
- Stored at address 0x40059e

## **Disassembling Object Code**

#### Disassembled

```
0000000000400595 <sumstore>:
                                  %rbx
 400595:
          53
                            push
 400596: 48 89 d3
                                   %rdx,%rbx
                           mov
                                  400590 <plus>
 400599: e8 f2 ff ff ff
                           callq
                                   %rax, (%rbx)
 40059e: 48 89 03
                           mov
 4005a1: 5b
                                  %rbx
                            pop
 4005a2:
                            retq
         c3
```

#### Disassembler

#### objdump -d sum

- Useful tool for examining object code
- Analyzes bit pattern of series of instructions
- Produces approximate rendition of assembly code
- Can be run on either a . out (complete executable) or . o file

## **Alternate Disassembly**

#### **Object**

#### Disassembled

```
0x0400595:
   0x53
   0x48
   0x89
   0xd3
   0xe8
   0xf2
   0xff
   0xff
   0xff
   0x48
   0x89
   0x03
   0x5b
   0xc3
```

- Within gdb Debugger gdb sum disassemble sumstore
  - Disassemble procedure

#### x/14xb sumstore

Examine the 14 bytes starting at sumstore

## **Today: Machine Programming I: Basics**


- History of Intel processors and architectures
- C, assembly, machine code
- Assembly Basics: Registers, operands, move
- Arithmetic & logical operations

## x86-64 Integer Registers

| %rax | %eax | %r8          | %r8d  |
|------|------|--------------|-------|
| %rbx | %ebx | %r9          | %r9d  |
| %rcx | %ecx | %r <b>10</b> | %r10d |
| %rdx | %edx | %r11         | %r11d |
| %rsi | %esi | %r12         | %r12d |
| %rdi | %edi | %r13         | %r13d |
| %rsp | %esp | %r14         | %r14d |
| %rbp | %ebp | %r15         | %r15d |

Can reference low-order 4 bytes (also low-order 1 & 2 bytes)

## Some History: IA32 Registers



Origin (mostly obsolete)

accumulate

counter

data

base

source index

destination index

stack pointer base pointer


## **Moving Data**

- Moving Data movq Source, Dest:
- Operand Types
  - Immediate: Constant integer data
    - Example: \$0x400, \$-533
    - Like C constant, but prefixed with '\$'
    - Encoded with 1, 2, or 4 bytes
  - Register: One of 16 integer registers
    - Example: %rax, %r13
    - But %rsp reserved for special use
    - Others have special uses for particular instructions
  - Memory: 8 consecutive bytes of memory at address given by register
    - Simplest example: (%rax)
    - Various other "address modes"

| %rax |  |
|------|--|
| %rcx |  |
| %rdx |  |
| %rbx |  |
| %rsi |  |
| %rdi |  |
| %rsp |  |
| %rbp |  |
|      |  |

%rN

## **movq Operand Combinations**



Cannot do memory-memory transfer with a single instruction

## **Simple Memory Addressing Modes**

- Normal (R) Mem[Reg[R]]
  - Register R specifies memory address
  - Aha! Pointer dereferencing in C

movq (%rcx),%rax

- Displacement D(R) Mem[Reg[R]+D]
  - Register R specifies start of memory region
  - Constant displacement D specifies offset


movq 8(%rbp),%rdx

## **Example of Simple Addressing Modes**

```
void swap
    (long *xp, long *yp)
{
    long t0 = *xp;
    long t1 = *yp;
    *xp = t1;
    *yp = t0;
}
```

```
swap:
  movq (%rdi), %rax
  movq (%rsi), %rdx
  movq %rdx, (%rdi)
  movq %rax, (%rsi)
  ret
```

# void swap (long \*xp, long \*yp) { long t0 = \*xp; long t1 = \*yp; \*xp = t1; \*yp = t0; }



| Register | Value |
|----------|-------|
| %rdi     | хp    |
| %rsi     | ур    |
| %rax     | t0    |
| %rdx     | t1    |
|          |       |

```
swap:

movq

movq

movq

movq

ret
```

```
(%rdi), %rax # t0 = *xp
(%rsi), %rdx # t1 = *yp
%rdx, (%rdi) # *xp = t1
%rax, (%rsi) # *yp = t0
```

#### **Registers**


| %rdi | 0x120 |
|------|-------|
| %rsi | 0x100 |
| %rax |       |
| %rdx |       |

#### **Memory**

|     | Address |
|-----|---------|
| 123 | 0x120   |
|     | 0x118   |
|     | 0×110   |
|     | 0x108   |
| 456 | 0×100   |


#### swap:


```
movq (%rdi), %rax # t0 = *xp
movq (%rsi), %rdx # t1 = *yp
movq %rdx, (%rdi) # *xp = t1
movq %rax, (%rsi) # *yp = t0
ret
```




movq (%rsi), %rdx # t1 = \*yp movq %rdx, (%rdi) # \*xp = t1 movq %rax, (%rsi) # \*yp = t0

ret







## **Simple Memory Addressing Modes**

- Normal (R) Mem[Reg[R]]
  - Register R specifies memory address
  - Aha! Pointer dereferencing in C

movq (%rcx),%rax

- Displacement D(R) Mem[Reg[R]+D]
  - Register R specifies start of memory region
  - Constant displacement D specifies offset

movq 8(%rbp),%rdx

## **Complete Memory Addressing Modes**

#### Most General Form

D(Rb,Ri,S) Mem[Reg[Rb]+S\*Reg[Ri]+D]

D: Constant "displacement" 1, 2, or 4 bytes

Rb: Base register: Any of 16 integer registers

Ri: Index register: Any, except for %rsp

Scale: 1, 2, 4, or 8

#### Special Cases

(Rb,Ri) Mem[Reg[Rb]+Reg[Ri]]

D(Rb,Ri) Mem[Reg[Rb]+Reg[Ri]+D]

(Rb,Ri,S) Mem[Reg[Rb]+S\*Reg[Ri]]

## **Address Computation Examples**

| %rdx | 0xf000 |
|------|--------|
| %rcx | 0x0100 |

| Expression    | Address<br>Computation | Address |
|---------------|------------------------|---------|
| 0x8(%rdx)     | 0xf000 + 0x8           | 0xf008  |
| (%rdx,%rcx)   | 0xf000 + 0x100         | 0xf100  |
| (%rdx,%rcx,4) | 0xf000 + 4*0x100       | 0xf400  |
| 0x80(,%rdx,2) | 2*0xf000 + 0x80        | 0x1e080 |

## **Today: Machine Programming I: Basics**

- History of Intel processors and architectures
- C, assembly, machine code
- Assembly Basics: Registers, operands, move
- Arithmetic & logical operations

## **Address Computation Instruction**

#### leaq Src, Dst

- Src is address mode expression
- Set Dst to address denoted by expression

#### Uses

- Computing addresses without a memory reference
  - E.g., translation of p = &x[i];
- Computing arithmetic expressions of the form  $x + k^*y$ 
  - k = 1, 2, 4, or 8

#### Example

```
long m12(long x)
{
   return x*12;
}
```

#### **Converted to ASM by compiler:**

```
leaq (%rdi,%rdi,2), %rax # t <- x+x*2 salq $2, %rax # return t<<2
```

## **Some Arithmetic Operations**

Two Operand Instructions:

```
Computation
  Format
addq Src,Dest Dest = Dest + Src
subq Src, Dest = Dest _ Src
imulq Src,Dest Dest = Dest * Src
salq Src, Dest Dest = Dest << Src Also called shlq
sarq Src,Dest Dest = Dest >> Src
                                 Arithmetic
shrq Src,Dest Dest = Dest >> Src
                                  Logical
xorq Src, Dest Dest = Dest ^ Src
andq Src, Dest = Dest & Src
      Src, Dest = Dest | Src
orq
```

- Watch out for argument order!
- No distinction between signed and unsigned int (why?)

## **Some Arithmetic Operations**

One Operand Instructions

```
incq Dest Dest = Dest + 1

decq Dest Dest = Dest - 1

negq Dest Dest = - Dest

notq Dest Dest = \simDest
```

See book for more instructions

## **Arithmetic Expression Example**

```
long arith
(long x, long y, long z)
  long t1 = x+y;
  long t2 = z+t1;
  long t3 = x+4;
  long t4 = y * 48;
  long t5 = t3 + t4;
  long rval = t2 * t5;
  return rval;
```

```
arith:
  leaq (%rdi,%rsi), %rax
  addq %rdx, %rax
  leaq (%rsi,%rsi,2), %rdx
  salq $4, %rdx
  leaq 4(%rdi,%rdx), %rcx
  imulq %rcx, %rax
  ret
```

#### **Interesting Instructions**

- leaq: address computation
- **salq**: shift
- imulq: multiplication
  - But, only used once

## Understanding Arithmetic Expression Example

```
long arith
(long x, long y, long z)
 long t1 = x+y;
 long t2 = z+t1;
  long t3 = x+4;
 long t4 = y * 48;
  long t5 = t3 + t4;
  long rval = t2 * t5;
 return rval;
```

```
arith:
 leag
         (%rdi,%rsi), %rax
                            # t1
 addq
         %rdx, %rax
                            # t2
 leaq
         (%rsi,%rsi,2), %rdx
         $4, %rdx
 salq
                            # t4
 leag
        4(%rdi,%rdx), %rcx # t5
 imulq
                         # rval
         %rcx, %rax
 ret
```

| Register | Use(s)            |
|----------|-------------------|
| %rdi     | Argument <b>x</b> |
| %rsi     | Argument <b>y</b> |
| %rdx     | Argument <b>z</b> |
| %rax     | t1, t2, rval      |
| %rdx     | t4                |
| %rcx     | t5                |

## **Machine Programming I: Summary**

#### History of Intel processors and architectures

Evolutionary design leads to many quirks and artifacts

#### C, assembly, machine code

- New forms of visible state: program counter, registers, ...
- Compiler must transform statements, expressions, procedures into low-level instruction sequences

#### Assembly Basics: Registers, operands, move

The x86-64 move instructions cover wide range of data movement forms

#### Arithmetic

 C compiler will figure out different instruction combinations to carry out computation