Kevin Weldon

Software Debug and Control

January 2022



Goals

- To demonstrate a platform which can be used to set control registers and read/respond to status (CSR) registers
- Gain familiarity with Platform Designer as a tool to quickly design address mapped interfaces
- Lean the basics of Intel's Tcl API
- Design simple Nios V design to demonstrate CSR access
- Understand the Nios V tool flow
- Obtain complete working example designs of both the Tcl and C flows

Tool Utilized in Example Designs

- Platform Design
 - System integration tool used to automatically generate interconnect logic connect IP and subsystems
- Nios V
 - Next generation soft processor based on the open-source RISC-V Instruction Set
- JTAG to Avalon Bridge
 - IP core providing a connection between host systems (desktop computer) and an Avalon Interface based Platform Designer System
- Avalon Interface
 - Defines a memory mapped and stream interface standard to communicate between IP blocks in Platform Designer

Documentation / Instructions

- •JTAG_Read_Write_Example_Guide_Tcl.doc
- NiosV_Read_Write_Example_Guide_C.doc


Debug and Control Using TCL




Platform Designer System – JTAG to Avalon Bridge

Use	Connections	Name	Description	Export
V		== clock_in	Clock Bridge Intel FPGA IP	i i
	D-		Clock Input	cik
	$\overline{}$	→ out_clk	Clock Output	Double-click to export
V		⊟ =□= reset_in	Reset Bridge Intel FPGA IP	
	♦ →	▶ clk	Clock Input	Double-click to export
	D-	▶ in_reset	Reset Input	reset
	~~~	→ out_reset	Reset Output	Double-click to export
V		⊟ :□: master_0	JTAG to Avalon Master Bridge Intel FPGA IP	
1000	<b>♦  </b>	<b>■</b> clk	Clock Input	Double-click to export
	$\downarrow$ $\diamond$ $\rightarrow$	► clk_reset	Reset Input	Double-click to export
	$    \rangle \longrightarrow$	→ master_reset	Reset Output	Double-click to export
	$      \sim$	→ master	Avalon Memory Mapped Host	Double-click to export
V		⊟ =□= ram_32bit	On-Chip Memory (RAM or ROM) Intel FPGA IP	
	<u>♦                                    </u>	cik1	Clock Input	Double-click to export
	$       \downarrow \longrightarrow $	<b>►</b> s1	Avalon Memory Mapped Agent	Double-click to export
	<del>           </del>	► reset1	Reset Input	Double-click to export
V		== pio_8bit	PIO (Parallel I/O) Intel FPGA IP	
	$\longleftrightarrow$	<b>►</b> clk	Clock Input	Double-click to export
	<b>→ → </b> → →	<b>►</b> reset	Reset Input	Double-click to export
	<b>↓</b> →	<b>►</b> s1	Avalon Memory Mapped Agent	Double-click to export
	p-0	■ external_connection	Conduit	pio_8bit

#### Platform Designer System – Block View



#### Top Level System – Block View



#### Reset Control Using Tcl

- toggle_issp.tcl script is used to toggle the reset register
  - The script makes a connection to the FPGA through JTAG
  - The In System Sources and Probes (ISSP) register instantiated in the design is then toggled, providing a reset to the system

```
start_insystem_source_probe -hardware_name $hardware2use -device_name $device write_source_data -instance_index $ISSP_INDEX -value "1" after $RESET_MS write_source_data -instance_index $ISSP_INDEX -value "0" end_insystem_source_probe
```

Programmable Solutions Group Intel Confidential intel

### Debug & Control Tcl Script

The read_write_example.tcl script is used to interface with the FPGA.

```
global PIO 8BIT BASE
global RAM 32BIT BASE
set RAM 32BIT BASE 0x00000100
proc main {} {
   global PIO 8BIT BASE
   global RAM 32BIT BASE
   ******************
   # Open the service path #
   ******************
   set jm [open path];
   puts "Opening master: $jm\n"
   open service master $jm
   ***********
   # Read and write 32-bit RAM #
   ********************
   # Write to the first location in the 32-bit RAM
   master write 32 $jm $RAM 32BIT BASE 0x01234567
   # Write to the second location in the 32-bit RAM
   master write 32 $jm [expr $RAM 32BIT BASE+4] 0x89ABCDEF
   # Read the first location in the 32-bit RAM
   set read value [master read 32 $jm $RAM 32BIT BASE 1]
   puts "Read $read value at address $RAM 32BIT BASE"
   # Read the second location in the 32-bit RAM
   set read value [master read 32 $jm [expr $RAM 32BIT BASE+4] 1]
   puts "Read $read value at address 0x[format %08X [expr $RAM 32BIT BASE+4]]"
   puts "\nCtrl-C to exit.";
   *************
   # Blink the LED #
   *************
   while {1} {
      master write 8 $jm $PIO 8BIT BASE 0x01
      after 1000;
      master write 8 $jm $PIO 8BIT BASE 0x00
      after 1000:
   return 0;
main;
```

#### Example Project Contents

Filename	Description	
cleanup.bat	Removes all restored and generated files.	
compile_design.bat	Compiles the FPGA from a Windows Prompt.	
NiosV_Read_Write_Exampl e_Guilde.pdf	Description and instructions for the example design.	
open_cmd_prompt.bat	Opens a Windows Command Prompt in the present working directory.	
path_env_check.bat	Windows batch file to help check correctness of PATH environment variable.	
program_fpga.bat	Windows batch file script to run the program_fpga.tcl and toggle_issp.tcl scripts from a Windows Prompt.	
program_fpga.tcl	Tcl script to assist in the programming of the FPGA.	
read_write_example.tcl	Software application file written in tcl.	
restore_qar.bat	Windows batch file script to restore the Quartus project from the Quartus archive (.qar file)	
run_app.bat	Windows batch file script to run the read_write_example.tcl application.	
toggle_issp.tcl	Tcl script to toggle the internal reset register using In System Sources and Probes (ISSP).	
top_21_4_0_67.qar	Quartus project archive file, including Platform Designer system and Verilog files.	

- cleanup.bat
- compile_design.bat
- NiosV_Read_Write_Example_Guide_TCL.pdf
- open_cmd_prompt.bat
- path_env_check.bat
- program_fpga.bat
- program_fpga.tcl
- read_write_example.tcl
- read_write_example.tcl~
- restore_qar.bat
- run_app.bat
- (a) toggle_issp.tcl
- <section-header> top_21_4_0_67.qar

## Demo




# Debug and Control Using C




#### Platform Designer System – JTAG to Avalon Bridge

Connections	Name	Description	Export
	=== clock_in	Clock Bridge Intel FPGA IP	
₽	■ in_clk	Clock Input	clk
<	- out_clk	Clock Output	Double-click to expor
	== reset_in	Reset Bridge Intel FPGA IP	
	<b>■</b> clk	Clock Input	Double-click to expor
⊳	■ in_reset	Reset Input	reset
$\overline{}$	→ out_reset	Reset Output	Double-click to expor
	⊟ =□= cpu	Nios V/m Processor Intel FPGA IP	
<del> </del> →	■ clk	Clock Input	Double-click to expor
$\downarrow$ $\rightarrow$	<b>►</b> reset	Reset Input	Double-click to expor
$  \longrightarrow$	■ platform_irq_rx	Interrupt Receiver	Double-click to expor
$    \subset \subset$	■ instruction_manager	AXI4 Manager	Double-click to expor
$      \sim$	■ data_manager	AXI4 Manager	Double-click to expor
0-+	■ timer_sw_agent	Avalon Memory Mapped Agent	Double-click to expor
$      \downarrow \downarrow \rightarrow$	■ dm_agent	Avalon Memory Mapped Agent	Double-click to expor
	= tata_instruction_ram	On-Chip Memory (RAM or ROM) Intel FPGA	l
$++++\rightarrow$	■ clk1	Clock Input	Double-click to expor
♦ ♦ →	<b>►</b> s1	Avalon Memory Mapped Agent	Double-click to expor
$\downarrow$	■ reset1	Reset Input	Double-click to expor
	⊟ : jtag_uart	JTAG UART Intel FPGA IP	
$+++\rightarrow$	■ clk	Clock Input	Double-click to expor
$\downarrow$	<b>▶</b> reset	Reset Input	Double-click to expor
	■ avalon_jtag_slave	Avalon Memory Mapped Agent	Double-click to expor
<b>│                                    </b>	<b>p</b> → irq	Interrupt Sender	Double-click to expor
	⊟ =□= pio_8bit	PIO (Parallel I/O) Intel FPGA IP	
+	■ clk	Clock Input	Double-click to expor
<b>+</b> + +	<b>■</b> reset	Reset Input	Double-click to expor
	<b>■</b> s1	Avalon Memory Mapped Agent	Double-click to expor
00	■ external_connection	Conduit	pio_8bit
	⊟ :□: ram_32bit	On-Chip Memory (RAM or ROM) Intel FPGA	
+	clk1	Clock Input	Double-click to expor
o- <b>→</b> →	<b>p</b> → s1	Avalon Memory Mapped Agent	Double-click to expor
$\leftarrow$	► reset1	Reset Input	Double-click to expor


#### Platform Designer System – Block View



#### Top Level System – Block View



#### Block Diagram Comparison



17

#### Debug & Control C Program

 The read_write_example.c program is used to interface with the rest of the FPGA

IOWR_32DIRECT(RAM_32BIT_BASE, 0,0x01234567);

 The above command is similar to the following C instruction:

*(uint32_t*)(RAM_32BIT_BASE) = 0x01234567;

And is équivalent to the following Tcl API command:

master_write_32 \$jm \$RAM_32BIT_BASE 0x01234567

```
#include <stdio.h>
#include <io.h>
#include "system.h"
#include <unistd.h>
int main() {
 int read value;
 ||||||
  // Read and write 32-bit RAM //2
  // Write to the first location in the 32-bit RAM
 IOWR 32DIRECT(RAM 32BIT BASE, 0, 0x01234567);
 // Write to the second location in the 32-bit RAM
 IOWR 32DIRECT(RAM 32BIT BASE, 4, 0x89ABCDEF);
 // Read the first location in the 32-bit RAM
 read_value = IORD_32DIRECT(RAM_32BIT_BASE,0);
 printf("Read 0x%08X at address 0x%08X\n", read value, RAM 32BIT BASE);
 // Read the second location in the 32-bit RAM
 read value = IORD 32DIRECT(RAM 32BIT BASE, 4);
 printf("Read 0x%08X at address 0x%08X\n", read value, RAM 32BIT BASE+4);
 printf("\nCtrl-C to exit.\n");
 // Blink the LED //
   IOWR 8DIRECT(PIO 8BIT BASE, 0, 0x01);
   usleep(1000000);
   IOWR 8DIRECT(PIO 8BIT BASE, 0, 0x00);
   usleep(1000000);
  return 0;
```

#### Code comparison

```
#include <stdio.h>
#include <io.h>
#include "system.h"
#include <unistd.h>
int main() {
 int read value;
 // Read and write 32-bit RAM //2
 // Write to the first location in the 32-bit RAM
 IOWR 32DIRECT(RAM 32BIT BASE, 0, 0x01234567);
 // Write to the second location in the 32-bit RAM
 IOWR 32DIRECT(RAM 32BIT BASE, 4, 0x89ABCDEF);
 // Read the first location in the 32-bit RAM
 read value = IORD 32DIRECT(RAM 32BIT BASE,0);
 printf("Read 0x%08X at address 0x%08X\n", read value, RAM 32BIT BASE);
 // Read the second location in the 32-bit RAM
 read value = IORD 32DIRECT(RAM 32BIT BASE, 4);
 printf("Read 0x%08X at address 0x%08X\n", read value, RAM 32BIT BASE+4);
 printf("\nCtrl-C to exit.\n");
 // Blink the LED //
 while (1) {
   IOWR 8DIRECT(PIO 8BIT BASE, 0, 0x01);
   usleep(1000000);
   IOWR 8DIRECT(PIO 8BIT BASE, 0, 0x00);
   usleep(1000000);
 return 0;
```

```
global PIO 8BIT BASE
global RAM 32BIT BASE
set PIO 8BIT BASE 0x00000000
set RAM 32BIT BASE 0x00000100
proc main {} {
   global PIO 8BIT BASE
    global RAM 32BIT BASE
    *******************
    # Open the service path #
    *********
    set jm [open path];
   puts "Opening master: $jm\n"
    open service master $jm
    ***********
    # Read and write 32-bit RAM #
    ***********
    # Write to the first location in the 32-bit RAM
   master write 32 $jm $RAM 32BIT BASE 0x01234567
    # Write to the second location in the 32-bit RAM
   master write 32 $jm [expr $RAM 32BIT BASE+4] 0x89ABCDEF
   # Read the first location in the 32-bit RAM
    set read value [master read 32 $jm $RAM 32BIT BASE 1]
   puts "Read $read value at address $RAM 32BIT BASE"
    # Read the second location in the 32-bit RAM
    set read value [master read 32 $jm [expr $RAM 32BIT BASE+4] 1]
   puts "Read $read value at address 0x[format %08X [expr $RAM 32BIT BASE+4]]"
   puts "\nCtrl-C to exit.";
    *************
    # Blink the LED #
   ******
   while {1} {
      master write 8 $jm $PIO 8BIT BASE 0x01
      after 1000;
      master write 8 $jm $PIO 8BIT BASE 0x00
      after 1000:
   return 0;
main;
```

#### Example Project Contents

Filename	Description
Makefile	Makefile to build and manage FPGA and software application projects.
NiosV_Read_Write_Exa mple_Guilde.pdf	This document.
open_cmd_prompt.bat	Opens a Windows Command Prompt in the present working directory.
path_env_check.bat	Window batch file to help check correctness of PATH environment variable.
program_fpga.tcl	Tcl script to assist in the programming of the FPGA.
read_write_example.c	Software application file written in C.
toggle_issp.tcl	Tcl script to toggle the internal reset register using In System Sources and Probes (ISSP).
top_23_1_0_115.qar	Quartus project archive file. Including Platform Designer system and top-level System Verilog file.

- Makefile
- NiosV_Read_Write_Example_Guide_C.pdf
- open_cmd_prompt.bat
- path_env_check.bat
- program_fpga.tcl
- read_write_example.c
- (a) toggle_issp.tcl
- <section-header> top_23_1_0_115.qar

#### Software Required for Nios V

- a. GNU RISC-V Embedded GCC
  - i. <a href="https://github.com/xpack-dev-tools/riscv-none-embed-gcc-xpack/releases/">https://github.com/xpack-dev-tools/riscv-none-embed-gcc-xpack/releases/</a>
  - ii. Download file: xpack-riscv-none-embed-gcc-10.2.0-1.2-win32-x64.zip
  - iii. Extract file in Quartus install directory
    - C:\intelFPGA_pro\23.1\niosv
- b. CMake packages for binary distributes
  - https://cmake.org/download/
  - ii. Download file: cmake-3.26.3-windows-x86 64.zip
  - iii. Extract file in Quartus install directory
    - C:\intelFPGA_pro\23.1\niosv
- c. xPack Windows Build Tools
  - https://github.com/xpack-dev-tools/windows-build-tools-xpack/releases/
  - ii. Download file: xpack-windows-build-tools-4.4.0-1-win32-x64.zip
  - iii. Extract file in Quartus install directory
    - C:\intelFPGA_pro\23.1\niosv

## Software Required for Nios V

→ This PC → OSDisk (C;) → intelFPGA_pro → 23.1 → niosv					
Name	Date modified	Туре			
☐ bin	4/14/2023 9:01 AM	File folder			
cmake-3.26.3-windows-x86_64	5/5/2023 11:12 AM	File folder			
components	4/14/2023 9:01 AM	File folder			
examples	4/14/2023 9:01 AM	File folder			
scripts	4/14/2023 9:01 AM	File folder			
xpack-riscv-none-embed-gcc-10.2.0-1.2	5/5/2023 11:16 AM	File folder			
xpack-windows-build-tools-4.4.0-1	5/5/2023 11:11 AM	File folder			

intel Programmable Solutions Group Intel Confidential

#### Path Environment Variable for Nios V

%QUARTUS_PATH%\niosv\xpack-riscv-none-embed-gcc-10.2.0-1.2\bin

%QUARTUS_PATH%\niosv\xpack-windows-build-tools-4.4.0-1\bin

%QUARTUS_PATH%\niosv\cmake-3.26.3-windows-x86_64\bin

%QUARTUS_PATH%\quartus\sopc_builder\bin

%QUARTUS_PATH%\niosv\bin

%QUARTUS_PATH%\quartus\bin64

%QUARTUS_PATH%\syscon\bin

#### Verify Path Correctness

```
C:\work\NiosV\NiosV Read Write Example>path env check.bat
This script will check to ensure your PATH environment variable
is set correctly.
Testing xpack-riscv-none-embed-gcc path...
C:\intelFPGA pro\21.4\niosv\xpack-riscv-none-embed-gcc-8.3.0-2.3\bin\riscv-none-embed-ar.exe
Testing xpack-windows-build-tools path...
C:\intelFPGA pro\21.4\niosv\xpack-windows-build-tools-4.2.1-2\bin\make.exe
C:\cygwin64\bin\make.exe
Testing cmake path...
C:\intelFPGA pro\21.4\niosv\cmake-3.21.4-windows-x86 64\bin\cmake.exe
Testing sopc builder path...
C:\intelFPGA pro\21.4\quartus\sopc builder\bin\qsys-edit.exe
Testing niosv path...
C:\intelFPGA pro\21.4\niosv\bin\niosv-app.exe
Testing quartus path...
C:\intelFPGA pro\21.4\quartus\bin64\quartus sh.exe
C:\work\NiosV\NiosV Read Write Example>
```

```
Testing quartus path...
INFO: Could not find files for the given pattern(s).
```

## Demo



#