

Term Project Submission 1 - Student Names

- C Akshay Kumar (192SP006)
- K Kiran Kumar (192SP012)

Progress

- We have created a Multi Cycle MIPS Processor using procedural assignments in a single block.
- As of now, the ISA is just 4 Instructions ADD, SUB, AND and OR.

Specifications

- Five Stage pipelining with IF, ID, EXE, MEM and WB
- 32-bit Program Counter.
- 32 Registers of each 32 bit size.
- 4 Pipeline Registers of IFID-64, IDEX-127, EXMEM-69, MEMWB-37 bits respectively to store the data between blocks.
- 3 Pipeline Registers of EX-11, MEM-4 and WB-1 bits respectively to store control signals.
- 32 bit wide instruction and data memory of size 1024.
- Posedge Triggered clock of Time period = **20ns**.
- Main Control which generates control signals is kept in **ID stage** itself.

Problems Faced

- Since we are using procedural assignments there is a problem while implementation.
- We are giving the instructions into the instruction memory by manually converting them into bits and assigning them before the first pipeline block starts.

Future work

- We will try to modify the code so that it can be Implemented.
- Find a dynamic way of storing instructions into memory given the code.
- We will design a ISA with all kinds of instructions.
- To improve the throughput we will deploy Data Forwarding, Branch Target Buffer etc.
- If time permits, we will also try to design basic compiler that can **Unroll**, **Rename** and try to solve some dependencies in the code given.

Program Code

Question 1: .

```
'timescale 1ns / 1ps
   3
  // Company:
  // Engineer:
  // Create Date: 02/22/2020 12:04:58 PM
  // Design Name: MIPS Processor Design
  // Module Name: processor
  // Project Name: Term Project - Prof M S Bhatt
10
     Target Devices:
11
     Tool Versions:
12
  // Description:
14
  // Dependencies:
15
16
  // Revision:
    / Revision 0.01 - File Created
  // Additional Comments:
19
20
  21
22
  module processor(clock);
24
      // CLOCK
      input clock;
26
      // Program Counter
27
      reg [31:0] PC;
28
      // PIPELINE REGISTERS
30
      reg [63:0] IFID;
31
          [126:0] IDEX;
      reg
          [68:0] EXMEM;
      reg
33
      reg [36:0] MEMWB;
34
35
      // Control Signals Pipeline Registers
36
      reg [10:0]EX; // All Control Signals except RegDest
37
      reg [3:0]MEM; // Control signals like MemRead, MemWrite, MemtoReg, RegWrite
38
      reg WB; // RegWrite
39
      // Intruction and Data Memory
41
      reg [31:0] InsMem [0:1023], DatMem [0:1023];
42
      // Registers 32 registers of 32 bits each
43
      reg [31:0] Reg[0:31];
44
      // Other Connections
45
      reg [4:0] Rs, Rt, Rd;
46
      reg [5:0] opcode, func;
47
      reg RegDst, MemtoReg;
      reg [31:0] DataOut;
49
      integer i;
50
51
      initial
52
          begin
53
          InsMem[0] = 32'b000000000001000110000000000000; _//_ADD_R1_R2_R3
54
      _{\text{----}} InsMem [1] _{\text{---}} 32 'b00000000100001010011000000000010; // SUB R4 R5 R6
55
          InsMem[2] = 32.500000000011101000010010000000100; _//_AND_R_7_R_8_R_9
57
```

```
 = \frac{1}{2} - \frac
                 R3 = 3, R6 = 1, R9 = 0
   59
                 ____PC_=_32'h000000000; // Address of First Instruction
   60
                                                      // Initialize all the PIPELINE REGISTERS and CONTROL REGISTERS TO ZERO
   61
                                                    IFID = 64 \text{ 'd0};
   62
                          _{\text{LLLLLIDEX}} = 127 \text{ 'd0};
   63
                                                  EXMEM = 69'd0;
   64
                      66
                                                   EX = 11'd0;
   67
                    ----
   68
                                                   WB = 1'b0;
   69
                 RegDst = 1'b1;
   70
   71
                                                    for (i=0; i \le 31; i=i+1)
   72
                                                                       Reg[i] = i; // Initializing the Register Bank
   74
                                                    \text{Reg}[5] = 32' d4;
   75
                  end
   78
                                  always @(posedge clock)
   79
                                                    begin
   80
                                                                             / Instruction Fetch
                                                                       IFID [63:32] \le InsMem [PC];
                                                                       IFID [31:0] <= PC;
                                                                      PC \leq PC+1;
   85
                                                                       // Instruction Decode
   86
   87
                                                                       // Control Signal Generation
                                                                       opcode <= IFID[63:58]; // Entire Opcode
   89
                                                                       func \leftarrow IFID [37:32]; // Last Four Bits of
   90
                                                                        // R-Type\ Instructions
   91
                                                                       if (opcode==6'b000000)
                        ....begin
   93
                  \verb| Lucul RegDst| <= \verb| L1; \verb| L// LDestination| Register L for \verb| LR L type L is Lalways L R L type L is L always L R L type L is L type L is L type L is L type L type L is L type L type L is L type L 
   94
                        = 6 'b000000)
   95
                                                                                                                              begin
                                                                                                                                                RegDst = 1'b1;
  97
                 ____Extention_Operation
  98
                 100
                                                                                                                                               EX[6:4] \le 3'b000; _//_JBeq_Bne
101
                            Let use the contract the contract [9:7] in the cont
102
                                                                                                                                               EX[10] \ll 1; // RegWrite
103
                                                                                                                              end
104
                                                                                                            if(func = 6'b000010)
105
                             .....begin
106
                                   -\text{RegDst} = 1 \text{ 'b1};
 107
                                                                                                                                                                  \begin{array}{lll} \mathrm{EX}[\,0\,] &<= \,0\,; \ \ /\!/ \ \ \mathit{Extention} \ \ \mathit{Operation} \\ \mathrm{EX}[\,1\,] &<= \,0\,; \ \ /\!/ \ \ \mathit{ALU} \ \ \mathit{Source} \\ \end{array} 
108
109
                                                                                                                                                                 EX[3:2] <= 2'b01; _//_ALU_Control_~~~~~LSUB_R-Type_In
110
                                                                                                                                                        111
                                                                                                                                                                 EX[9:7] <= 3'b000; _//_MemRead, _Memwrite, _MemtoReg
112
                                             \operatorname{EX}[10] = 1; -//\operatorname{RegWrite}
113
                   114
                 \lim_{n\to\infty} if (func = 6'b000100)
115
116
                                                                                                                                                                  RegDst = 1'b1;
117
                                \operatorname{Extention} \operatorname{Operation}
```

```
EX[1] = 0; -//ALU_Source
119
                                                                                                                                                                       AND R-Type In
         \text{EX}[3:2] \ll 2 'b10; // ALU Control
120
                                                                                      EX[6:4] \le 3'b000; \_//\_J\_Beq\_Bne
121
         	ext{EX}[9:7] <= 3 \text{ 'b} 000; // \textit{MemRead}, \textit{Memwrite}, \textit{MemtoReg}
122
                                                                                      EX[10] \ll 1; // RegWrite
123
                                                                             end
124
125
                                                         if(func = 6'b000110)
126
         127
         128
                                                                                      \mathrm{EX}[0] \leftarrow 0; // Extention Operation
129
                                                                                      \mathrm{EX}[1] <= 0; // ALU \ Source
130
                                                                                      131
         EX [6:4] <= 3 'b000; // J Beq Bne
132
                                                                                      EX[9:7] <= 3'b000; _//_MemRead, _Memwrite, _MemtoReg
133
         \operatorname{EX}[10] <= 1; .// \operatorname{RegWrite}
134
         ____end
135
         ____end
136
137
          ____else
         EX.<=_11 'b1000000000;
138
139
140
                                     Rs \leftarrow IFID[57:53]; // Source Register
141
                                     Rt <= IFID [52:48]; // Second Source Register
142
                                     Rd \leftarrow RegDst?IFID[47:43]:MEMWB[36:32]; // Destination Register
143
                                     IDEX[31:0] <= PC;
144
                                     IDEX[57:32] \le IFID[47:32];
                                     IDEX[89:58] <= Reg[Rs];
146
                                     IDEX[121:90] <= Reg[Rt];
147
                                     IDEX[126:122] \leftarrow Rd; // pipeline registers
148
150
151
                                      // Execute or Address Calculation
                                      // Control Signal Copy
154
                                     MEM[2:0] \le EX[9:7];
155
                                    MEM[3] \iff EX[10];
156
157
                                      case (EX[3:2])
158
                                                2'b00: EXMEM[31:0] \le = IDEX[121:90] = + IDEX[89:58]; = // ADD
159
             [1.01] = 10 \times 
160
                                                2 'b10 : _EXMEM [ 31 : 0 ] _<= _IDEX [ 121 : 90 ] _&_IDEX [ 89 : 58 ] ; _// _AND
161
         162
163
                                      endcase
164
165
                                     EXMEM[68:64] \le IDEX[126:122];
166
                                     \text{EXMEM}[63:32] \leftarrow \text{IDEX}[121:90]; // Pipeline registers
167
168
                                      // Memory Stage
169
                                     WB \leq MEM[3];
170
171
                                      // NOT COMPLETE
                                     DataOut \le DatMem[EXMEM[31:0]];
173
                                    MEMWB[31:0] \le EX[9]? DataOut: EXMEM[31:0];
174
                                    MEMWB[36:32] \le EXMEM[68:64]; // Pipeline registers
175
177
                                      // Write back Stage
178
                                      if(WB)
179
```