



Term Project Submission 1 - Student Names

- C Akshay Kumar (192SP006)
- K Kiran Kumar (192SP012)

Progress

- We have created a Multi Cycle MIPS Processor using procedural assignments in a single block.
- As of now, the ISA is just 4 Instructions ADD, SUB, AND and OR.

Specifications

- Five Stage pipelining with **IF, ID, EXE, MEM and WB**
- **32**-bit Program Counter.
- **32** Registers of each **32** bit size.
- 4 Pipeline Registers of IFID-64, IDEX-127, EXMEM-69, MEMWB-37 bits respectively to store the **data between blocks**.
- 3 Pipeline Registers of EX-11, MEM-4 and WB-1 bits respectively to store **control signals**.
- **32 bit** wide instruction and data memory of size 1024.
- Posedge Triggered clock of Time period = **20ns**.
- Main Control which generates control signals is kept in **ID stage** itself.

Problems Faced

- Since we are using procedural assignments there is a problem while implementation.
- We are giving the instructions into the instruction memory by manually converting them into bits and assigning them before the first pipeline block starts.

Future work

- We will try to modify the code so that it can be Implemented.
- Find a dynamic way of storing instructions into memory given the code.
- We will design a ISA with all kinds of instructions.
- To improve the throughput we will deploy **Data Forwarding, Branch Target Buffer** etc.
- If time permits, we will also try to design basic compiler that can **Unroll, Rename** and try to solve some dependencies in the code given.

Program Code

Question 1: .

```

2  `timescale 1ns / 1ps
3  //////////////////////////////////////
4  // Company:
5  // Engineer:
6  //
7  // Create Date: 02/22/2020 12:04:58 PM
8  // Design Name: MIPS Processor Design
9  // Module Name: processor
10 // Project Name: Term Project – Prof M S Bhatt
11 // Target Devices:
12 // Tool Versions:
13 // Description:
14 //
15 // Dependencies:
16 //
17 // Revision:
18 // Revision 0.01 – File Created
19 // Additional Comments:
20 //
21 //////////////////////////////////////
22
23
24 module processor(clock);
25     // CLOCK
26     input clock;
27     // Program Counter
28     reg [31:0] PC;
29
30     // PIPELINE REGISTERS
31     reg [63:0] IFID;
32     reg [126:0] IDEX;
33     reg [68:0] EXMEM;
34     reg [36:0] MEMWB;
35
36     // Control Signals Pipeline Registers
37     reg [10:0] EX; // All Control Signals except RegDest
38     reg [3:0] MEM; // Control signals like MemRead, MemWrite, MemtoReg, RegWrite
39     reg WB; // RegWrite
40
41     // Intruction and Data Memory
42     reg [31:0] InsMem[0:1023], DatMem[0:1023];
43     // Registers 32 registers of 32 bits each
44     reg [31:0] Reg[0:31];
45     // Other Connections
46     reg [4:0] Rs, Rt, Rd;
47     reg [5:0] opcode, func;
48     reg RegDst, MemtoReg;
49     reg [31:0] DataOut;
50     integer i;
51
52     initial
53     begin
54         InsMem[0] = 32'b0000000000010001000011000000000000; // _ADD_ R1_ R2_ R3
55         InsMem[1] = 32'b0000000001000010100110000000000010; // SUB R4 R5 R6
56         InsMem[2] = 32'b0000000001110100001001000000000100; // _AND_ R7_ R8_ R9
57

```

```

58 // Lets store R1=1, R2=2, R3=0, R4=5, R5=4, R6=1, R7=7, R8=8, R9=0
59 // After Execution R3=3, R6=1, R9=0
60 PC=32'h00000000; // Address of First Instruction
61 // Initialize all the PIPELINE REGISTERS and CONTROL REGISTERS TO ZERO
62 IFID = 64'd0;
63 IDEX=127'd0;
64 EXMEM = 69'd0;
65 MEMWB=37'd0;
66
67 EX = 11'd0;
68 MEM=4'd0;
69 WB = 1'b0;
70 RegDst=1'b1;
71
72 for(i=0;i<=31;i=i+1)
73     Reg[i] = i; // Initializing the Register Bank
74
75 Reg[5] = 32'd4;
76 Reg[4]=32'd1;
77
78 end
79 always @(posedge clock)
80     begin
81         // Instruction Fetch
82         IFID[63:32] <= InsMem[PC];
83         IFID[31:0] <= PC;
84         PC <= PC+1;
85
86         // Instruction Decode
87
88         // Control Signal Generation
89         opcode <= IFID[63:58]; // Entire Opcode
90         func <= IFID[37:32]; // Last Four Bits of
91         // R-Type Instructions
92         if(opcode==6'b000000)
93             begin
94                 RegDst<=1; // Destination Register for R-type is always Rd
95                 if(func==6'b000000)
96                     begin
97                         RegDst = 1'b1;
98                         EX[0] <= 0; // Extention Operation
99                         EX[1] <= 0; // ALU Source
100                        EX[3:2] <= 2'b00; // ALU Control ~~~~~~ ADD R-Type Instru
101                        EX[6:4] <= 3'b000; // J Beq Bne
102                        EX[9:7] <= 3'b000; // MemRead, Memwrite, MemtoReg
103                        EX[10] <= 1; // RegWrite
104                    end
105                    if(func == 6'b000010)
106                        begin
107                            RegDst=1'b1;
108                            EX[0] <= 0; // Extention Operation
109                            EX[1] <= 0; // ALU Source
110                            EX[3:2] <= 2'b01; // ALU Control ~~~~~~ SUB R-Type In
111                            EX[6:4] <= 3'b000; // J Beq Bne
112                            EX[9:7] <= 3'b000; // MemRead, Memwrite, MemtoReg
113                            EX[10] <= 1; // RegWrite
114                        end
115                        if(func==6'b000100)
116                            begin
117                                RegDst = 1'b1;
118                                EX[0] <= 0; // Extention Operation

```

```

119 .....EX[1] <= 0; // ALU Source
120 .....EX[3:2] <= 2'b10; // ALU Control ~~~~~ AND R-Type Ins
121 .....EX[6:4] <= 3'b000; // J_Beq_Bne
122 .....EX[9:7] <= 3'b000; // MemRead, Memwrite, MemtoReg
123 .....EX[10] <= 1; // RegWrite
124 .....end
125
126 .....if(func == 6'b000110)
127 .....begin
128 .....RegDst = 1'b1;
129 .....EX[0] <= 0; // Extention Operation
130 .....EX[1] <= 0; // ALU Source
131 .....EX[3:2] <= 2'b11; // ALU Control ~~~~~ OR_R-Type_Ins
132 .....EX[6:4] <= 3'b000; // J_Beq_Bne
133 .....EX[9:7] <= 3'b000; // MemRead, Memwrite, MemtoReg
134 .....EX[10] <= 1; // RegWrite
135 .....end
136 .....end
137 .....else
138 .....EX <= 11'b100000000000;
139
140
141 .....Rs <= IFID[57:53]; // Source Register
142 .....Rt <= IFID[52:48]; // Second Source Register
143 .....Rd <= RegDst?IFID[47:43]:MEMWB[36:32]; // Destination Register
144 .....IDEX[31:0] <= PC;
145 .....IDEX[57:32] <= IFID[47:32];
146 .....IDEX[89:58] <= Reg[Rs];
147 .....IDEX[121:90] <= Reg[Rt];
148 .....IDEX[126:122] <= Rd; // pipeline registers
149
150
151 .....// Execute or Address Calculation
152
153 .....// Control Signal Copy
154 .....MEM[2:0] <= EX[9:7];
155 .....MEM[3] <= EX[10];
156
157 .....case(EX[3:2])
158 .....2'b00: EXMEM[31:0] <= IDEX[121:90] + IDEX[89:58]; // ADD
159 .....2'b01: EXMEM[31:0] <= IDEX[121:90] - IDEX[89:58]; // SUB
160 .....2'b10: EXMEM[31:0] <= IDEX[121:90] & IDEX[89:58]; // AND
161 .....2'b11: EXMEM[31:0] <= IDEX[121:90] | IDEX[89:58]; // OR
162
163 .....endcase
164
165 .....EXMEM[68:64] <= IDEX[126:122];
166 .....EXMEM[63:32] <= IDEX[121:90]; // Pipeline registers
167
168 .....// Memory Stage
169 .....WB <= MEM[3];
170
171 .....// NOT COMPLETE
172 .....DataOut <= DatMem[EXMEM[31:0]];
173 .....MEMWB[31:0] <= EX[9]?DataOut:EXMEM[31:0];
174 .....MEMWB[36:32] <= EXMEM[68:64]; // Pipeline registers
175
176 .....// Write back Stage
177 .....if(WB)

```

```

180         begin
181             Reg[MEMWB[36:32]] <= MEMWB[31:0];
182         end
183         $display(Reg[6]);
184
185
186     end
187
188 endmodule

```