

Lab #7

Sequential Circuits in Verilog


Annelise Kezdy

Instructor: Dr. Christopher Miller

ECE 233-01

List of Attachments

1. A cover with the lab number, lab name, your name, your instructor's name, and your lab section.
2. The state diagram on the last page of this document properly filled out.
3. The Verilog implementation and annotated functional waveform for your FSM.

Name(s): Annelise Herdy**State Diagram for "00100" Pattern Detector**

FSM Verilog implementation

```
1 module FSM
2 (
3     input X, clk, rst,
4     output reg detect,
5     output reg [3:0] CurrentState,
6     output reg [3:0] NextState
7 );
8
9 // State Encoding
10 parameter State0 = 4'b0000, State1 = 4'b0001, State2 = 4'b0010,
11           State3 = 4'b0011, State4 = 4'b0100, State5 = 4'b0101;
12
13 // Write the Current State logic here. This includes the current
14 // state assignment and reset logic. Reset is active low.
15 always @(posedge clk or negedge rst) begin // makes the flip flop logic
16     if (rst == 0)
17         CurrentState <= State0; // asynchronous reset
18     else
19         CurrentState <= NextState; // set the state accordingly on the positive clock edge
20     end
21
22 // Write the Output (detect) logic here.
23 always @(CurrentState) begin
24     if (CurrentState == State5) // detecting State 5, in which we have seen "00100"
25         detect <= 1;
26     else
27         detect <= 0; // if State 5 is not detected, the output is always 0
28     end
29
30 // Write the Next State logic here. This includes your state
31 // transitions within a case statement.
32 always @(CurrentState or X) begin
33     case (CurrentState)
34     State0: begin
35         if (X == 0) // if the input X is 0
36             NextState <= State1; // then the NextState from State0 should be State1
37         else // otherwise, if the input X is 1
38             NextState <= State0; // then the NextState from State0 should be State0
39         end
40     State1: begin
41         if (X == 0)
42             NextState <= State2;
43         else
44             NextState <= State0;
45         end
46     State2: begin
47         if (X == 0)
48             NextState <= State2;
49         else
50             NextState <= State3;
51         end
52     State3: begin
53         if (X == 0)
54             NextState <= State4;
55         else
56             NextState <= State0;
57         end
58     State4: begin
59         if (X == 0)
60             NextState <= State5;
61         else
62             NextState <= State0;
63         end
64     State5: begin
65         if (X == 0)
66             NextState <= State2;
67         else
68             NextState <= State3;
69         end
70     default: // default condition
71         NextState <= CurrentState;
72     endcase
73     end
74
75 endmodule
```

