Lab #7 Sequential Circuits in Verilog Annelise Kezdy


Instructor: Dr. Christopher Miller ECE 233-01

List of Attachments

- 1. A cover with the lab number, lab name, your name, your instructor's name, and your lab section.
- 2. The state diagram on the last page of this document properly filled out.
- 3. The Verilog implementation and annotated functional waveform for your FSM.

Name(s): Annelise herdy

State Diagram for "00100" Pattern Detector



```
1
      module FSM
 2
    □(
           input X, clk, rst,
output reg detect,
output reg [3:0] CurrentState,
output reg [3:0] NextState
 3
 4
 5
6
7
      );
 8
           // State Encoding
10
           parameter State0 = 4'b0000, State1 = 4'b0001, State2 = 4'b0010,
11
                      State3 = 4'b0011, State4 = 4'b0100, State5 = 4'b0101;
12
           // Write the Current State logic here. This includes the current // state assignment and reset logic. Reset is active low. always @(posedge clk or negedge rst) begin // makes the flip flop logic
13
14
15
16
17
               if (rst == 0)
                   CurrentState <= State0; // asynchronous reset</pre>
18
19
20
21
22
23
24
25
26
27
28
29
30
               else
                   CurrentState <= NextState; // set the state accordingly on the positive clock edge
               end
             / Write the Output (detect) logic here.
           always @(CurrentState) begin
               if (CurrentState == State5) // detecting State 5, in which we have seen "00100"
                    detect <= 1;</pre>
                   detect <= 0; // if State 5 is not detected, the output is always 0</pre>
            // Write the Next State logic here. This includes your state
31
32
            // transitions within a case statement.
                always @(CurrentState or X) begin
     33
34
35
                case (CurrentState)
   State0: begin
   if (X == 0)
      // if the input X is 0
// then the NextState from StateO should be State1
// otherwise, if the input X is 1
// otherwise, if the input X is 1
36
37
                            NextState <= State1;</pre>
 38
                            NextState <= State0;</pre>
                                                         // then the NextState from StateO should be StateO
 39
                        end
 40
                               begin
      ፅ
                    State1:
                        if (X = 0)
 41
 42
                            NextState <= State2;</pre>
 43
                        else
 44
                            NextState <= State0;
 45
                        end
      State2: begin
 46
                        if (X == 0)
 47
                            NextState <= State2;
 48
 49
                        else
 50
51
                            NextState <= State3;
                        end
                    State3: begin if (X == 0)
      Ė
 52
53
54
55
56
57
58
59
                            NextState <= State4;
                            NextState <= State0;</pre>
                        end
                    State4: begin
      Ė
                        if (X == 0)
                            NextState <= State5;
 60
 61
                        else
                            NextState <= State0;</pre>
 62
                        end
 63
                    State5: begin
 64
      Ė
                        if (X == 0)
 65
                            NextState <= State2;</pre>
 66
                        else
 67
 68
                             NextState <= State3;</pre>
                         end
 69
                                  // default condition
                     default:
 70
 71
                         NextState <= CurrentState;</pre>
 72
                 endcase
73
74
            end
 75
        endmodule
 76
```

