## **Generated Clocks Demo Script**

### Introduction

This demonstration provides high-level instructions on creating constraints for generated clocks and analyzing the timing reports of the generated clock.

### **Preparation:**

 Required files: \$TRAINING\_PATH/Generated\_Clock/demo/KCU105/ verilog

• Required hardware: None

### **Generated Clocks**

	Action with Description	Point of Emphasis and Key Takeaway
•	Launch Vivado® Design Suite 2021.2.	
•	Open the wave_gen.xpr project from the following directory: \$TRAINING_PATH/Generated_Clock/demo/KCU105/verilog	
•	Open the synthesized design.	<ul> <li>You can open the synthesized design by using either:</li> <li>Flow Navigator</li> <li>Tcl Console</li> <li>Horizontal toolbar</li> </ul>
•	Open and view wave_gen_timing.xdc.	<ul> <li>How many clocks are created in the XDC?</li> <li>wave_gen_timing has one created clock constraint on clk_pin_p.</li> </ul>

# • Enter report\_clocks in the Tcl Console. • Teport\_clocks returns a table showing all the clocks in the design. • How many clocks are returned from the report\_clocks command? • Four total clocks are returned from the command. You can observe that there are three generated clocks that are propagated from one primary clock.

```
Clock Report
  P: Propagated
  G: Generated
  A: Auto-derived
  R: Renamed
  V: Virtual
  I: Inverted
                        Period(ns) Waveform(ns) Attributes Sources

        Colk_pin_p
        3.333
        {0.000 1.666}
        P.G.A

        clkfbout_clk_core
        9.999
        {0.000 5.000}
        F.G.A

        clk_out1_clk_core
        5.000
        {0.000 2.500}
        F.G.A

        clk_out2_clk_core
        5.161
        {0.000 2.580}
        F.G.A

                                                                       {clk_pin_p}
A {clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKFBOUT}
                                                                                 {clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0}
                                                                                 {clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1}
Generated Clocks
Generated Clock : clkfbout_clk_core
Master Source : clk_gen_10/clk_core_i0/inst/mmcme3_adv_inst/CLKIN1
Master Clock : clk_pin_p
Edges : {1 2 3}
Edge Shifts(ns) : {0.000 3.333 6.666}
Generated Sources : {clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKFBOUT}
Generated Clock : clk_out1_clk_core
Master Source : clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKIN1
Master Clock : clk_pin_p
Edges
                        : {1 2 3}
Edge Shifts(ns) : {0.000 0.833 1.667}
Generated Sources : {clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0}
Generated Clock : clk_out2_clk_core
Master Clock : clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKIN1

Master Clock : clk_gen_i0

Edges : {1 2 3}

Edge Shifts(ns) : {0.000 0.914 1.828}
Generated Sources: {clk gen i0/clk core i0/inst/mmcme3 adv inst/CLKOUT1}
```

- What are generated clocks?
  - Clocks are generated automatically when a primary clock propagates to a cell that generates new clocks.
  - All these clocks can be described in XDC.

	Action with Description	Point	t of Emphasis and Key Takeaway
•	View the details of the generated clocks in the report_clocks command output.	clo co	addition to the summary of ocks, the report_clocks mmand shows how each enerated clock is generated.
		clc	aster Source is the pin of the ock management cell that receives e input clock.
			<b>aster Clock</b> is the clock that opagated to the Master Source.
			e relationship between the master d generated clock is shown by: Multiply By, Divided By, or Edges, and Edge Shift.
•	Let's find out one of the generated clocks by using the master source as		ocks generated automatically by e tool are objects.
•	<pre>a pin. Enter get_clocks -of_objects [get_pins clk_gen_i0/</pre>	qu	ke all objects, they should be leried by using the available mmands.
	<pre>clk_core_i0/inst/mmcme3_ adv_inst/CLKOUT1] in the Tcl console. • This command returns the</pre>	gu co	ne names of the clocks are not laranteed to follow any naming nvention and may vary between ol versions.
	generated clock clk_out2_clk_core.	thi	e clock should be obtained rough an object to which it is tached.

### **Action with Description**

- Selecting the path with clk\_out2\_clk\_core as the path group.
  - Here you can select any path, one such path is selected here as an example.
- Enter report\_timing -from
   [get\_pins uart\_tx\_i0/
   uart\_baud\_gen\_tx\_i0/
   internal\_count\_reg[2]/C]
   -to [get\_pins uart\_tx\_i0/
   uart\_baud\_gen\_tx\_i0/
   internal\_count\_reg[6]/D] in
   the Tcl console.
- View the contents of the report.

### **Point of Emphasis and Key Takeaway**

- The requirement used for a path running on a generated clock is determined by the attributes of the generated clock.
- The clock used for both the source and destination flip-flop is running on the clk\_out2\_clk\_core, which is the output of the MMCM running at 193.75 MHz.

```
Slack (MET) :
                         4.340ns (required time - arrival time)
 Source:
                         uart_tx_i0/uart_baud_gen_tx_i0/internal_count_reg[2]/C
                          (rising edge-triggered cell FDRE clocked by clk_out2_clk_core) {rise@0.000ns fall@2.580ns period=5.161ns})
 Destination:
                         uart_tx_i0/uart_baud_gen_tx_i0/internal_count_reg[6]/D
                         (rising edge-triggered cell FDSE clocked by clk out2 clk core) {rise@0.000ns fall@2.580ns period=5.161ns})
                         clk_out2_clk_core
 Path Group:
 Path Type:
                         Setup (Max at Slow Process Corner)
                    5.161ns (clk_out2_clk_core rise@5.161ns - clk_out2_clk_core rise@0.000ns)
 Requirement:
 Data Path Delay:
                         0.664ns (logic 0.250ns (37.651%) route 0.414ns (62.349%))
Logic Levels: 2 (LUT3=1 LUT5=1)
Clock Path Skew: -0.145ns (DCD - SCD + CPR)
  Destination Clock Delay (DCD): -1.061ns = ( 4.100 - 5.161 )
Source Clock Delay (SCD): -0.684ns
   Clock Pessimism Removal (CPR): 0.232ns
 Clock Uncertainty: 0.071ns ((TSJ^2 + DJ^2)^1/2) / 2 + PE
   Total System Jitter (TSJ): 0.071ns
   Discrete Jitter
                           (DJ): 0.122ns
```

 Note: The timing numbers may vary depending on the version of the Vivado Design Suite and the OS.

## Action with Description View the source clock path and datapath delay from the report. Propagates forward to generated clocks, and then on to the clocked elements. The source clock path starts from clk\_pin\_p and propagates on to mmcm output CLKOUT1; i.e., the generated clock.



• **Note:** The timing numbers may vary depending on the version of the Vivado® Design Suite and the OS.

Action with Description	Point of Emphasis and Key Takeaway
View the destination clock path timing.	Like other setup checks, the destination clock delay starts at the next clock edge of the primary clock.
	<ul> <li>Propagates to the generated clock and on to the destination flip-flop.</li> </ul>
	The slack is required time – arrival time.
	<ul> <li>Note that a minus sign is added by the tool which may cancel the minus of a negative number.</li> </ul>

```
Requirement of
                                          Generated Clock
 (clock clk_out2_clk_core rise edge)
                                                                  Propagation starts
                           5.161
                                     5.161 r
                                                                   at Primary Clock
                            0.000
                                     5.161 r clk_pin_p (IN)
net (fo=0)
                           0.000
                                     5.161 clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
DIFFINBUF (Prop_DIFFINBUF_DIFF_IN_P_O)
                           0.237
                                     5.398 r clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/0
net (fo=1, unplaced)
                           0.001
                                     5.399 clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
IBUFCTRL (Prop_IBUFCTRL_I_O)
                           0.000
                                     5.399 r clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
net (fo=1, unplaced)
                           0.746
                                     6.144 clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                      -4.867 1.277 r clk_gen_iO/clk_core_iO/inst/mmcme3_adv_inst/CLKQUT1
net (fo=1, unplaced)
                           0.309
                                     1.586 clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
BUFGCE (Prop_BUFGCE_I_O) 0.075 1.661 r clk_gen_i0/clk_core_i0/inst/clkout2_buf/0
                                                                                            Automatically
net (fo=149, unplaced)
                         2.439 4.100 uart_tx_i0/uart_baud_gen_tx_i0/clk
                                                                                             Generated
FDSE
                                          r uart_tx_i0/uart_baud_gen_tx_i0/internal_count_r
                          0.232
                                   4.332
clock pessimism
                        -0.071
clock uncertainty
                                     4.261
FDSE (Setup_FDSE_C_D)
                                     4.320
                                              uart_tx_i0/uart_baud_gen_tx_i0/internal_count_reg[6]
required time
                                     4.320
arrival time
                                     0.020
slack
```

 Note: The timing numbers may vary depending on the version of the Vivado Design Suite and the OS.

### **Action with Description**

- From the Netlist window, select
   wave\_gen > clk\_gen\_i0 and press
   <F4> to create a schematic.
- Click + in clk\_gen\_i0 to expand.
- Click + in clk\_core\_i0 to expand.
- Click + in the inst module to expand it.
- View the design schematic to analyze the logic for clk\_samp (CLK).
- Why should clk\_samp (CLK) be constrained?

### **Point of Emphasis and Key Takeaway**

- Examining these above source and destination paths using the schematic.
- A clock gate (BUFGCE/ BUFHCE) that is enabled periodically generates a decimated clock.
- The period of the generated clock is N times the period of the input clock if the gate is activated one out of N clocks.
- The timing engine cannot analyze the structure of the logic generating the CE and hence cannot automatically generate this clock.
- clk\_samp (CLK) is an example for this. You have to manually create a constraint for this generated clock.

Action	with	<b>Description</b>	1
ACUOII	willi	Describition	1

 Enter the following command in the Tcl Console to manually create a constraint:

create\_generated\_clock
-name clk\_samp -source
[get\_pins {clk\_gen\_i0/
BUFGCE\_clk\_samp\_i0/I}]
-divide\_by 32 [get\_pins
{clk\_gen\_i0/BUFGCE\_clk\_samp\_i0/O}]

### **Point of Emphasis and Key Takeaway**


- The generated clock can be manually generated with the create\_generated\_clock command.
- create\_generated\_clock -name <name> -source <source> <relationship> <objects>
  - <name> is the user-assigned name for the new clock.
  - <source> is a port or pin that is associated with the clock to use as the reference clock.
  - <relationship> is one of a number of options for specifying the relationship between the source clock and the generated clock.
  - <objects> is the list of pins/ports/nets to attach the new clock to.
- Save the constraints. You can see the new constraint in wave\_gen\_timing.xdc to create generated clock clk\_samp.
- Enter report\_clocks in the Tcl Console.
- Run the Timing Summary report.
- Observe that clk\_samp has been added under the generated clocks.

### **Action with Description**

- Select Intra clock paths > clk\_samp
   setup in the Timing Summary report.
- Double-click any path under this group (the most critical path, for example) to view its properties.

### **Point of Emphasis and Key Takeaway**

- The source clock delay always starts at the primary clock.
- Propagates through all generated clocks.
- In this case, propagates through both an automatically and manually generated clock.
- The requirement is the period of the manually generated clock.



 Note: The timing numbers may vary depending on the version of the Vivado Design Suite and the OS.

S	iew the Destination Cloo ection in the Timing Sun eport.		-		Like source clock delay, destination clock delay also starts at the prima clock and propagates through all generated clocks.
					d of Manually rated Clock
	Destination Clock Path			Contraction	Tuted Glock
Ī	Delay Type	Incr (nc)	Dath (no)	Lastina	Notice Decourse (a)
_	, ,,	Incr (ns)	Path (ns)	Loation	Netlist Resource(s)
	(clock clk_samp rise edge)	(r) 165.145	165.145	•	D all sin a
	. (5 - a)	(r) 0.000	165.145		□ dk_pin_p
	net (fo=0)	0.000	165.145		/ dk_gen_i0/dk_core_i0/inst/dkin1_ibufds/I
	DIFFINBUF				dk_gen_i0/dk_core_i0/inst/dkin1_ibufds/DIFFINBUF_INST/DIFF_IN_P
	DIFFINBUF (Prop_DIFFINBUF_DIFF_IN_P_O)	(r) 0.237	165.382		dk_gen_i0/dk_core_i0/inst/dkin1_ibufds/DIFFINBUF_INST/O
	net (fo=1, unplaced)	0.001	165.383		/ dk_gen_i0/dk_core_i0/inst/dkin1_ibufds/OUT
	IBUFCTRL				dk_gen_i0/dk_core_i0/inst/dkin1_ibufds/IBUFCTRL_INST/I
	IBUFCTRL (Prop_IBUFCTRL_I_O)	(r) 0.000	165.383		dk_gen_i0/dk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
	net (fo=1, unplaced)	0.746	166.128		/ dk_gen_i0/dk_core_i0/inst/dk_in1_dk_core
	MMCME3_ADV				dk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKIN1
	MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1).	(r) -4.867	161.261		dk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
	net (fo=1, unplaced)	0.309	161.570		/ dk_gen_i0/dk_core_i0/inst/dk_out2_dk_core
	BUFGCE				olk_gen_i0/dk_core_i0/inst/dkout2_buf/I Automatically
	BUFGCE (Prop_BUFGCE_I_O).	(r) 0.075	161.645		dk_gen_i0/dk_core_i0/inst/dkout2_buf/0 Generated Clock
	net (fo=149, unplaced)	2.439	164.084		7 dk_gen_i0/dk_tx     Generated Clock
	BUFGCE				dk_gen_i0/BUFGCE_dk_samp_i0/I
	BUFGCE (Prop_BUFGCE_I_O)	(r) 0.075	164.159		dk_gen_i0/BUFGCE_dk_samp_i0/O
	net (fo=57, unplaced)	2,439	166.598		∕samp_gen_i0/dk_samp
	FDRE				samp_gen_i0/speed_cnt_reg[14]/ Manually
	clock pessimism	0.385	166.983		Generated Clock
	clock uncertainty	-0.071	166.912		Generaled Glock
	EDRE (Setup FDRE C D).	0.059	166.971		<pre>samp_gen_i0/speed_cnt_reg[14]</pre>
	Required Time		166.971		

### **Summary**

This demonstration illustrated how to create generated clock constraints and analyze the timing reports of the generated clocks.

### References:

- Supporting materials
  - Vivado Design Suite User Guide: Using Constraints (UG903)
  - Vivado Design Suite User Guide: Design Analysis and Closure Techniques (UG906)