

# Generated Clocks Demo Script

## Introduction

This demonstration provides high-level instructions on creating constraints for generated clocks and analyzing the timing reports of the generated clock.

### Preparation:

- Required files: \$TRAINING\_PATH/Generated\_Clock/demo/KCU105/verilog
- Required hardware: None

## Generated Clocks

| Action with Description  | Point of Emphasis and Key Takeaway  |
|--|---|
| <ul style="list-style-type: none"><li>• Launch Vivado® Design Suite 2021.2.</li></ul>  |   |
| <ul style="list-style-type: none"><li>• Open the <b>wave_gen.xpr</b> project from the following directory:<br/>\$TRAINING_PATH/Generated_Clock/demo/KCU105/verilog</li></ul> |   |
| <ul style="list-style-type: none"><li>• Open the synthesized design.</li></ul>   | <ul style="list-style-type: none"><li>• You can open the synthesized design by using either:<ul style="list-style-type: none"><li>• Flow Navigator</li><li>• Tcl Console</li><li>• Horizontal toolbar</li></ul></li></ul> |
| <ul style="list-style-type: none"><li>• Open and view <b>wave_gen_timing.xdc</b>.</li></ul>  | <ul style="list-style-type: none"><li>• How many clocks are created in the XDC?<ul style="list-style-type: none"><li>• wave_gen_timing has one created clock constraint on clk_pin_p.</li></ul></li></ul>                 |

| Action with Description  | Point of Emphasis and Key Takeaway  |
|--|---|
| <ul style="list-style-type: none"> <li>Enter <code>report_clocks</code> in the Tcl Console.</li> </ul> | <ul style="list-style-type: none"> <li><code>report_clocks</code> returns a table showing all the clocks in the design.</li> <li>How many clocks are returned from the <code>report_clocks</code> command? <ul style="list-style-type: none"> <li>Four total clocks are returned from the command. You can observe that there are three generated clocks that are propagated from one primary clock.</li> </ul> </li> </ul> |

```

Clock Report

Attributes
P: Propagated
G: Generated
A: Auto-derived
R: Renamed
V: Virtual
I: Inverted

Clock      Period(ns)  Waveform(ns)  Attributes  Sources
clk_pin_p    3.333      {0.000 1.666}  P           {clk_pin_p}
clkfbout_clk_core  9.999      {0.000 5.000}  P,G,A       {clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKFBOUT}
clk_out1_clk_core  5.000      {0.000 2.500}  P,G,A       {clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0}
clk_out2_clk_core  5.161      {0.000 2.580}  P,G,A       {clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1}

=====
Generated Clocks
=====

Generated Clock : clkfbout_clk_core
Master Source   : clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKIN1
Master Clock    : clk_pin_p
Edges           : {1 2 3}
Edge Shifts(ns) : {0.000 3.333 6.666}
Generated Sources : {clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKFBOUT}

Generated Clock : clk_out1_clk_core
Master Source   : clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKIN1
Master Clock    : clk_pin_p
Edges           : {1 2 3}
Edge Shifts(ns) : {0.000 0.833 1.667}
Generated Sources : {clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0}

Generated Clock : clk_out2_clk_core
Master Source   : clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKIN1
Master Clock    : clk_pin_p
Edges           : {1 2 3}
Edge Shifts(ns) : {0.000 0.914 1.828}
Generated Sources : {clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1}

```

- What are generated clocks?
  - Clocks are generated **automatically** when a primary clock propagates to a cell that generates new clocks.
  - All these clocks can be described in XDC.

| Action with Description  | Point of Emphasis and Key Takeaway   |
|--|--|
| <ul style="list-style-type: none"> <li>View the details of the generated clocks in the <code>report_clocks</code> command output.</li> </ul>   | <ul style="list-style-type: none"> <li>In addition to the summary of clocks, the <code>report_clocks</code> command shows how each generated clock is generated.</li> <li><b>Master Source</b> is the pin of the clock management cell that receives the input clock.</li> <li><b>Master Clock</b> is the clock that propagated to the Master Source.</li> <li>The relationship between the master and generated clock is shown by:             <ul style="list-style-type: none"> <li>Multiply By, Divided By, or Edges, and Edge Shift.</li> </ul> </li> </ul> |
| <ul style="list-style-type: none"> <li>Let's find out one of the generated clocks by using the master source as a pin.</li> <li>Enter <code>get_clocks -of_objects [get_pins clk_gen_i0/clk_core_i0/inst/mmcm3_adv_inst/CLKOUT1]</code> in the Tcl console.             <ul style="list-style-type: none"> <li>This command returns the generated clock <code>clk_out2_clk_core</code>.</li> </ul> </li> </ul> | <ul style="list-style-type: none"> <li>Clocks generated automatically by the tool are objects.</li> <li>Like all objects, they should be queried by using the available commands.</li> <li>The names of the clocks are not guaranteed to follow any naming convention and may vary between tool versions.</li> <li>The clock should be obtained through an object to which it is attached.</li> </ul>  |

| Action with Description  | Point of Emphasis and Key Takeaway  |
|--|---|
| <ul style="list-style-type: none"> <li>Selecting the path with <code>clk_out2_clk_core</code> as the path group.</li> <li>Here you can select any path, one such path is selected here as an example.</li> <li>Enter <code>report_timing -from [get_pins uart_tx_i0/uart_baud_gen_tx_i0/internal_count_reg[2]/C] -to [get_pins uart_tx_i0/uart_baud_gen_tx_i0/internal_count_reg[6]/D]</code> in the Tcl console.</li> <li>View the contents of the report.</li> </ul>   | <ul style="list-style-type: none"> <li>The requirement used for a path running on a generated clock is determined by the attributes of the generated clock.</li> <li>The clock used for both the source and destination flip-flop is running on the <code>clk_out2_clk_core</code>, which is the output of the MMCM running at 193.75 MHz.</li> </ul> |
| <pre> Slack (MET) :          4.340ns  (required time - arrival time) Source:          uart_tx_i0/uart_baud_gen_tx_i0/internal_count_reg[2]/C                   (rising edge-triggered cell FDRE clocked by clk_out2_clk_core (rise@0.000ns fall@2.580ns period=5.161ns)) Destination:     uart_tx_i0/uart_baud_gen_tx_i0/internal_count_reg[6]/D                   (rising edge-triggered cell FDSE clocked by clk_out2_clk_core (rise@0.000ns fall@2.580ns period=5.161ns)) Path Group:      clk_out2_clk_core Path Type:       Setup (Max at Slow Process Corner) Requirement:     5.161ns  (clk_out2_clk_core rise@5.161ns - clk_out2_clk_core rise@0.000ns) Data Path Delay:  0.664ns  (logic 0.250ns (37.651%) route 0.414ns (62.349%)) Logic Levels:    2  (LUT3=1 LUT5=1) Clock Path Skew:  -0.145ns  (DCD - SCD + CPR) Destination Clock Delay (DCD):  -1.061ns = ( 4.100 - 5.161 ) Source Clock Delay (SCD):  -0.684ns Clock Pessimism Removal (CPR):  0.232ns Clock Uncertainty:  0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE Total System Jitter (TSJ):  0.071ns Discrete Jitter (DJ):  0.122ns Phase Error (PE):  0.000ns </pre> <ul style="list-style-type: none"> <li><b>Note:</b> The timing numbers may vary depending on the version of the Vivado Design Suite and the OS.</li> </ul> |   |

| Action with Description  | Point of Emphasis and Key Takeaway   |
|--|--|
| <ul style="list-style-type: none"> <li>View the source clock path and datapath delay from the report.</li> </ul> | <ul style="list-style-type: none"> <li>Timing reports always start at primary clocks.</li> <li>Propagates forward to generated clocks, and then on to the clocked elements.</li> <li>The source clock path starts from clk_pin_p and propagates on to mmcm output CLKOUT1; i.e., the generated clock.</li> </ul> |

| Location | Delay type                                | Incr(ns) | Path(ns) | Netlist Resource(s)  |
|----------|---|----------|----------|--|
|          | (clock clk_out2_clk_core rise edge)       |          |          |  |
|          |   | 0.000    | 0.000 r  |  |
|          |   | 0.000    | 0.000 r  | clk_pin_p (IN)   |
|          | net (fo=0)                                | 0.000    | 0.000    | clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I                |
|          | DIFFINBUF (Prop_DIFFINBUF_DIFF_IN_P_O)    | 0.393    | 0.393 r  | clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O |
|          | net (fo=1, unplaced)                      | 0.001    | 0.394    | clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT              |
|          | IBUFCTRL (Prop_IBUFCTRL_I_O)              | 0.000    | 0.394 r  | clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O  |
|          | net (fo=1, unplaced)                      | 0.785    | 1.179    | clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core               |
|          | MMCM3_ADV (Prop_MMCM3_ADV_CLKIN1_CLKOUT1) | -4.855   | -3.676 r | clk_gen_i0/clk_core_i0/inst/mmcm3_adv_inst/CLKOUT1         |
|          | net (fo=1, unplaced)                      | 0.325    | -3.351   | clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core              |
|          | BUFSGCE (Prop_BUFSGCE_I_O)                | 0.083    | -3.268 r | clk_gen_i0/clk_core_i0/inst/clkout2_buf/O                  |
|          | net (fo=149, unplaced)                    | 2.584    | -0.684   | uart_tx_i0/uart_baud_gen_tx_i0/clk                         |
|          | FDRE                                      |          | r        | uart_tx_i0/uart_baud_gen_tx_i0/internal_count_reg[2]/      |
|          | FDRE (Prop_FDRE_C_O)                      | 0.115    | -0.569 r | uart_tx_i0/uart_baud_gen_tx_i0/internal_count_reg[2]/Q     |
|          | net (fo=7, unplaced)                      | 0.115    | -0.403   | uart_tx_i0/uart_baud_gen_tx_i0/internal_count_reg_n_0[2]   |
|          | LUT3 (Prop_LUT3_I2_O)                     | 0.195    | -0.308 r | uart_tx_i0/uart_baud_gen_tx_i0/internal_count[6]_i_2/O     |
|          | net (fo=2, unplaced)                      | 0.225    | -0.083   | uart_tx_i0/uart_baud_gen_tx_i0/internal_count[6]_i_2_n_0   |
|          | LUT5 (Prop_LUT5_I0_O)                     | 0.040    | -0.043 r | uart_tx_i0/uart_baud_gen_tx_i0/internal_count[6]_i_1/O     |
|          | net (fo=1, unplaced)                      | 0.023    | -0.020   | uart_tx_i0/uart_baud_gen_tx_i0/internal_count[6]           |
|          | FDSE                                      |          | r        | uart_tx_i0/uart_baud_gen_tx_i0/internal_count_reg[6]/D     |

- Note:** The timing numbers may vary depending on the version of the Vivado® Design Suite and the OS.

| Action with Description   | Point of Emphasis and Key Takeaway   |
|---|--|
| <ul style="list-style-type: none"> <li>View the destination clock path timing.</li> </ul> | <ul style="list-style-type: none"> <li>Like other setup checks, the destination clock delay starts at the next clock edge of the primary clock.</li> <li>Propagates to the generated clock and on to the destination flip-flop.</li> <li>The slack is required time – arrival time.</li> <li>Note that a minus sign is added by the tool which may cancel the minus of a negative number.</li> </ul> |

|   |        |       |   |  |
|---|--------|-------|---|--|
| (clock clk_out2_clk_core rise edge)       | 5.161  | 5.161 | r |  |
| net (fo=0)                                | 0.000  | 5.161 | r | clk_pin_p (IN)   |
| DIFFINBUF (Prop_DIFFINBUF_DIFF_IN_P_O)    | 0.000  | 5.161 |   | clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I                |
| net (fo=1, unplaced)                      | 0.237  | 5.398 | r | clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O |
| IBUFCTRL (Prop_IBUFCTRL_I_O)              | 0.001  | 5.399 |   | clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT              |
| net (fo=1, unplaced)                      | 0.000  | 5.399 | r | clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O  |
| net (fo=1, unplaced)                      | 0.746  | 6.144 |   | clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core               |
| MMCM3_ADV (Prop_MMCM3_ADV_CLKIN1_CLKOUT1) | -4.867 | 1.277 | r | clk_gen_i0/clk_core_i0/inst/mmcm3_adv_inst/CLKOUT1         |
| net (fo=1, unplaced)                      | 0.309  | 1.586 |   | clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core              |
| BUFCE (Prop_BUFCE_I_O)                    | 0.075  | 1.661 | r | clk_gen_i0/clk_core_i0/inst/clkout2_buf/O                  |
| net (fo=149, unplaced)                    | 2.439  | 4.100 |   | uart_tx_i0/uart_baud_gen_tx_i0/clk                         |
| FDSE                                      |        |       | r | uart_tx_i0/uart_baud_gen_tx_i0/internal_count_reg          |
| clock pessimism                           | 0.232  | 4.332 |   |  |
| clock uncertainty                         | -0.071 | 4.261 |   |  |
| FDSE (Setup_FDSE_C_D)                     | 0.059  | 4.320 |   | uart_tx_i0/uart_baud_gen_tx_i0/internal_count_reg[6]       |
| required time                             |        | 4.320 |   |  |
| arrival time                              |        | 0.020 |   |  |
| slack                                     |        | 4.340 |   |  |

- Note:** The timing numbers may vary depending on the version of the Vivado Design Suite and the OS.

| Action with Description   | Point of Emphasis and Key Takeaway  |
|---|---|
| <ul style="list-style-type: none"><li>• From the Netlist window, select <b>wave_gen &gt; clk_gen_i0</b> and press <b>&lt;F4&gt;</b> to create a schematic.</li><li>• Click <b>+</b> in <b>clk_gen_i0</b> to expand.</li><li>• Click <b>+</b> in <b>clk_core_i0</b> to expand.</li><li>• Click <b>+</b> in the <b>inst</b> module to expand it.</li><li>• View the design schematic to analyze the logic for <b>clk_samp (CLK)</b>.</li><li>• Why should <b>clk_samp (CLK)</b> be constrained?</li></ul> | <ul style="list-style-type: none"><li>• Examining these above source and destination paths using the schematic.</li><li>• A clock gate (BUFGCE/ BUFHCE) that is enabled periodically generates a decimated clock.</li><li>• The period of the generated clock is N times the period of the input clock if the gate is activated one out of N clocks.</li><li>• The timing engine cannot analyze the structure of the logic generating the CE and hence cannot automatically generate this clock.</li><li>• <b>clk_samp (CLK)</b> is an example for this. You have to manually create a constraint for this generated clock.</li></ul> |

| Action with Description  | Point of Emphasis and Key Takeaway  |
|--|---|
| <ul style="list-style-type: none"> <li>Enter the following command in the Tcl Console to manually create a constraint:</li> </ul> <pre>create_generated_clock -name clk_samp -source [get_pins {clk_gen_i0/ BUFGCE_clk_samp_i0/I}] -divide_by 32 [get_pins {clk_gen_i0/BUFGCE_clk_samp _i0/O}]</pre> | <ul style="list-style-type: none"> <li>The generated clock can be manually generated with the <code>create_generated_clock</code> command.</li> <li><code>create_generated_clock -name &lt;name&gt; -source &lt;source&gt; &lt;relationship&gt; &lt;objects&gt;</code> <ul style="list-style-type: none"> <li><code>&lt;name&gt;</code> is the user-assigned name for the new clock.</li> <li><code>&lt;source&gt;</code> is a port or pin that is associated with the clock to use as the reference clock.</li> <li><code>&lt;relationship&gt;</code> is one of a number of options for specifying the relationship between the source clock and the generated clock.</li> <li><code>&lt;objects&gt;</code> is the list of pins/ports/nets to attach the new clock to.</li> </ul> </li> <li>Save the constraints. You can see the new constraint in <code>wave_gen_timing.xdc</code> to create generated clock <code>clk_samp</code>.</li> </ul> |
| <ul style="list-style-type: none"> <li>Enter <code>report_clocks</code> in the Tcl Console.</li> </ul>   | <ul style="list-style-type: none"> <li>Observe that <code>clk_samp</code> has been added under the generated clocks.</li> </ul>   |
| <ul style="list-style-type: none"> <li>Run the Timing Summary report.</li> </ul>   |   |



| Action with Description  | Point of Emphasis and Key Takeaway   |
|--|--|
| <ul style="list-style-type: none"> <li>Select <b>Intra clock paths</b> &gt; <b>clk_samp</b> &gt; <b>setup</b> in the Timing Summary report.</li> <li>Double-click any path under this group (the most critical path, for example) to view its properties.</li> </ul> | <ul style="list-style-type: none"> <li>The source clock delay always starts at the primary clock.</li> <li>Propagates through all generated clocks.</li> <li>In this case, propagates through both an automatically and manually generated clock.</li> <li>The requirement is the period of the manually generated clock.</li> </ul> |

**Summary**

Name: Path 41

Slack: 162.758ns

Source: smp\_gen\_i0/speed\_cnt\_reg[9]/C (rising edge-triggered cell FDRE clocked by clk\_samp {rise@0.000ns fall@82.572ns period=165.145ns})

Destination: smp\_gen\_i0/speed\_cnt\_reg[14]/D (rising edge-triggered cell FDRE clocked by clk\_samp {rise@0.000ns fall@82.572ns period=165.145ns})

Path Group: clk\_samp

Path Type: Setup (Max at Slow Process Corner)

Requirement: 165.145ns (clk\_samp rise@165.145ns - clk\_samp rise@0.000ns)

Data Path Delay: 2.230ns (logic 0.951ns (42.646%) route 1.279ns (57.354%))

Logic Levels: 6 (CARRY8=2 LUT2=1 LUT4=1 LUT5=1 LUT6=1)

Clock Path Skew: -0.145ns

Clock Uncertainty: 0.071ns

**Source Clock Path**

| Delay Type                                | Incr (ns)  | Path (ns) | Location | Netlist Resource(s)  |
|---|------------|-----------|----------|--|
| (clock clk_samp rise edge)                | (r) 0.000  | 0.000     |          | clk_pin_p  |
| net (fo=0)                                |            | 0.000     |          | clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I                |
| DIFFINBUF (Prop DIFFINBUF_DIFF_IN_P_O)    | (r) 0.393  | 0.393     |          | clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O |
| net (fo=1, unplaced)                      |            | 0.001     |          | clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT              |
| IBUFCTRL (Prop IBUFCTRL_I_O)              | (r) 0.000  | 0.394     |          | clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/I  |
| net (fo=1, unplaced)                      |            | 0.785     |          | clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O  |
| MMCM3_ADV (Prop MMCM3_ADV_CLKIN1_CLKOUT1) | (r) -4.855 | -3.676    |          | clk_gen_i0/clk_core_i0/inst/mmcm3_adv_inst/CLKIN1          |
| net (fo=1, unplaced)                      |            | 0.325     |          | clk_gen_i0/clk_core_i0/inst/mmcm3_adv_inst/CLKOUT1         |
| BUFCE (Prop BUFCE_I_O)                    | (r) 0.083  | -3.268    |          | clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core              |
| net (fo=149, unplaced)                    |            | 2.584     |          | clk_gen_i0/clk_core_i0/inst/clk_out2_buf/I                 |
| BUFCE (Prop BUFCE_I_O)                    | (r) 0.083  | -0.601    |          | clk_gen_i0/clk_core_i0/inst/clk_out2_buf/O                 |
| net (fo=57, unplaced)                     |            | 2.584     |          | clk_gen_i0/clk_tx  |
| FDRE                                      | (r) 0.083  | -0.601    |          | clk_gen_i0/BUFFGCE_clk_samp_i0/I                           |
|   |            |           |          | clk_gen_i0/BUFFGCE_clk_samp_i0/O                           |
|   |            |           |          | smp_gen_i0/clk_samp  |
|   |            |           |          | smp_gen_i0/speed_cnt_reg[9]/C                              |

**Data Path**

| Delay Type           | Incr (ns) | Path (ns) | Location | Netlist Resource(s)            |
|----------------------|-----------|-----------|----------|--------------------------------|
| FDRE (Prop FDRE_C_O) | (r) 0.115 | 2.098     |          | smp_gen_i0/speed_cnt_reg[9]/Q  |
| net (fo=3, unplaced) |           | 0.226     |          | smp_gen_i0/speed_cnt_reg_0[9]  |
| LUT4 (Prop LUT4_I_O) | (f) 0.172 | 2.456     |          | smp_gen_i0/samp_cnt[9]_i_15/I0 |
|                      |           |           |          | smp_gen_i0/samp_cnt[9]_i_15/O  |

- Note:** The timing numbers may vary depending on the version of the Vivado Design Suite and the OS.

