
## **Pipeline**

```
1. משווה בסיסי:
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.STD LOGIC UNSIGNED.ALL;
use IEEE.NUMERIC STD.ALL;
entity comparator pipeline is
    Port ( a : in STD LOGIC VECTOR (5 downto 0);
           b : in STD LOGIC VECTOR (5 downto 0);
           clk : in STD LOGIC;
           rst : in STD LOGIC;
           cmp : out STD_LOGIC);
end comparator pipeline;
architecture Behavioral of comparator pipeline is
 signal a1 : STD_LOGIC_VECTOR (5 downto 0);
 signal b1 : STD LOGIC VECTOR (5 downto 0);
begin
process(clk)
begin
    if rising edge(clk) then
        if rst = '1' then
            a1 <= (others=>'0');
           b1 <= (others=>'0');
        else
           a1 <= a ;
           b1 <=b ;
        end if;
    end if;
end process;
process(clk)
begin
    if rising edge(clk) then
        if rst = '1' then
            cmp <= '0';
        elsif a1 = b1 then
            cmp <= '1';
        else
            cmp <= '0';
        end if;
    end if;
```

end process;
end Behavioral;

:atmoording to be seen to




ניתן לראות שיש שתי רמות לוגיות בן FF.

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
use IEEE.NUMERIC STD.ALL;
entity comparator_pipeline is
   Port ( a : in STD LOGIC VECTOR (5 downto 0);
          b : in STD_LOGIC_VECTOR (5 downto 0);
          clk : in STD LOGIC;
          rst : in STD LOGIC;
          cmp : out STD LOGIC);
end comparator_pipeline;
architecture Behavioral of comparator_pipeline is
signal c1 : std logic;
signal c2 : std logic;
signal a1 : STD LOGIC VECTOR (5 downto 0);
 signal b1 : STD LOGIC VECTOR (5 downto 0);
begin
process(clk)
begin
    if rising edge(clk) then
         if rst = '1' then
              a1 <= (others=>'0');
             b1 <= (others=>'0');
         else
             a1 <= a ;
             b1 <=b;
         end if;
    end if;
end process;
process(clk)
begin
   if rising edge(clk) then
        if a1(2 \text{ downto } 0) = b1(2 \text{ downto } 0) then
           c1 <= '1';
       else
           c1 <= '0';
       end if;
   end if;
end process;
```

```
process(clk)
begin
    if rising_edge(clk) then
         if a1(5 \text{ downto } 3) = b1(5 \text{ downto } 3) then
             c2 <= '1';
         else
             c2 <= '0';
         end if;
    end if;
end process;
process(clk)
begin
    if rising_edge(clk) then
         if rst = '1' then
        cmp \le '0'; elsif (c1 = '1' and c2 = '1') then
             cmp <= '1';
         else
             cmp <= '0';
         end if;
    end if;
end process;
end Behavioral;
```

## תוצאת הסינתזה:



. באמצע המבנה כך שיש רמה לוגית בדידה FF באמצע המבנה ביש רמה לוגית