# Chapter 4

The Processor




#### **Performance Issues**

- Longest delay determines clock period
  - Critical path: load instruction
  - Instruction memory → register file → ALU → data memory → register file
- Not feasible to vary period for different instructions
- Violates design principle
  - Making the common case fast
- We will improve performance by pipelining



## **Pipelining Analogy**

- Pipelined laundry: overlapping execution
  - Parallelism improves performance



Four loads:

- Speedup= 8/3.5 = 2.3
- Non-stop:
  - Speedup= 2n/0.5n + 1.5 ≈ 4= number of stages




## **MIPS Pipeline**

- Five stages, one step per stage
  - 1. IF: Instruction fetch from memory
  - 2. ID: Instruction decode & register read
  - 3. EX: Execute operation or calculate address
  - 4. MEM: Access memory operand
  - 5. WB: Write result back to register




## **MIPS Pipelined Datapath**





#### **Execution in a Pipelined Datapath**



# Chapter 4

The Processor




## Pipeline Performance

- Assume time for stages is
  - 100ps for register read or write
  - 200ps for other stages
- Compare pipelined datapath with single-cycle datapath

Instr	Instr fetch	Register read	ALU op	Memory access	Register write	Total time
lw	200ps	100 ps	200ps	200ps	100 ps	800ps
sw	200ps	100 ps	200ps	200ps		700ps
R-format	200ps	100 ps	200ps		100 ps	600ps
beq	200ps	100 ps	200ps			500ps



## Pipeline Performance





## Pipeline Speedup


- If all stages are balanced
  - i.e., all take the same time
  - Time between instructions<sub>pipelined</sub>
    - = Time between instructions<sub>nonpipelined</sub>

Number of stages

- If not balanced, speedup is less
- Speedup due to increased throughput
  - Latency (time for each instruction) does not decrease



### Mixed Instructions in the Pipeline







## Pipelining and ISA Design


- MIPS ISA designed for pipelining
  - All instructions are 32-bits
    - Easier to fetch and decode in one cycle
    - c.f. x86: 1- to 17-byte instructions
  - Few and regular instruction formats
    - Can decode and read registers in one step
  - Load/store addressing
    - Can calculate address in 3<sup>rd</sup> stage, access memory in 4<sup>th</sup> stage
  - Alignment of memory operands
    - Memory access takes only one cycle



## **Pipeline Principles**

- All instructions that share a pipeline must have the same stages in the same order.
  - therefore, add does nothing during Mem stage
  - sw does nothing during WB stage
- All intermediate values must be latched each cycle.
- There is no functional block reuse
  - example: we need 2 adders and ALU (like in single-cycle)








## Pipeline registers

- Need registers between stages
  - To hold information produced in previous cycle





# Chapter 4

The Processor




## **Pipeline Operation**

- Cycle-by-cycle flow of instructions through the pipelined datapath
  - "Single-clock-cycle" pipeline diagram
    - Shows pipeline usage in a single cycle
    - Highlight resources used
  - c.f. "multi-clock-cycle" diagram
    - Graph of operation over time
- We'll look at "single-clock-cycle" diagrams for load & store




## IF for Load, Store, ...






## ID for Load, Store, ...






## **EX** for Load






## **MEM for Load**






## **WB** for Load






## **Corrected Datapath for Load**






### **EX for Store**








#### **MEM for Store**





#### **WB** for Store






# Chapter 4


The Processor



## Multi-Cycle Pipeline Diagram

#### Form showing resource usage







## Multi-Cycle Pipeline Diagram

#### Traditional form


Time (in clock cycles) CC<sub>1</sub> CC 2 CC 3 CC 4 CC<sub>5</sub> CC<sub>6</sub> CC 7 CC8 CC9 Program execution order (in instructions) Instruction Instruction Data Execution lw \$10, 20(\$1) Write back fetch decode access Instruction Instruction Data sub \$11, \$2, \$3 Execution Write back fetch decode access Instruction Instruction Data add \$12, \$3, \$4 Execution Write back decode access fetch Instruction Data Instruction lw \$13, 24(\$1) Execution Write back fetch decode access Instruction Data Instruction add \$14, \$5, \$6 Write back Execution fetch decode access



## Single-Cycle Pipeline Diagram


#### State of pipeline in a given cycle

add \$14, \$5, \$6	lw \$13, 24 (\$1)	add \$12, \$3, \$4	sub \$11, \$2, \$3	lw \$10, 20(\$1)
Instruction fetch	Instruction decode	Execution	Memory	Write-back






## **Pipelined Control (Simplified)**






## **Pipelined Control**

- Control signals derived from instruction
  - As in single-cycle implementation





## **Pipelined Control**





# **Pipelined Control Signals**

	Execution Stage Control Lines				Memory Stage Control Lines			Write Back Stage Control Lines	
Instruction	RegDst	ALU Op1	ALU Op0	ALUSrc	Branch	Mem Read	Mem Write	RegWrite	MemtoReg
R-Format	1	1	0	0	0	0	0	1	0
lw	0	0	0	1	0	1	0	1	1
SW	х	0	0	1	0	0	1	0	X
beq	Х	0	1	0	1	0	0	0	Х



