


JP1 setting (Clock selection)
To use onobard 48MHz clock, open solder jumper JP1 To use original 16MHz clock, close solder jumper JP1 Default positions: Open for onboard 48MHz clock
JP2 setting (SRAM VCC Voltage selection)
3.3v: Set solder jumper JP2 to position 1/2 5v: Set solder jumper JP2 to position 2/3 Default position: 1/2 to power SRAM from 3.3v rail

Key changes from Rev01

1. 64 pin CPLD used in place of 44 pin CPLD
2. Both 16MHz and 48MHz clocks wired into CPLD
3. CLK_SEL input added to CPLD. Pull up & solder jumper added
4. Schmitt-triggered buffer & series resistor added to 16MHz clock to filter out spurious clock edges
5. Schmitt-trigger buffers added to CPLD clock outputs
6. SRAM_WE pull up removed
7. Pull up added for JTAG TCK, TMS & TDI signals
8. SRAM (and decoupling cap) can now be powered from either 5v or 3v3 rail via solder jumper

V01: 44 pin XC9572XL
V02 Rev 01: Initial Release using 64 pin XC9572XL
Rev 02: Repositioned JTAG

Ken Lowe

Sheet: /
File: VideoULA.kicad_sch

Title: Model B – Video ULA Replacement V02

Size: A4	Date: 2026-08-09	**Rev: 02**
KiCad E.D.A. 10.0.6		Id: 1/1