



First Year Computer Engineering Department

Advanced Logic Design Project

Spring 2021

Course Code: CMP 1030

Submitted To:

DR. Ihab El-Said Abdel Hadi Talkhan

Team Number:

#10

| Names | Section | Bench NO |
|--|---------|----------|
| Abdelrahman Hamdy Ahmed Mekhaimar | 1 | 36 |
| Khaled Hesham Said Taha | 1 | 21 |
| Yasmine Ashraf Hassan Ghanem | 2 | 36 |
| Yasmin Abdullah Nasser Saeed Mahmoud Elgendi | 2 | 37 |

| Name | Task | |
|---|-----------------------------|--|
| Abdelrahman Hamdy Ahmed Mekhaimar | Master Master Test Bench | |
| Khaled Hesham Said Taha | Master Master Test Bench | |
| Yasmine Ashraf Hassan Ghanem | Slave Slave Test Bench | |
| Yasmin Abdullah Nasser Saeed Mahmoud Elgendi | Slave Slave Test Bench | |

Master Design

The Master module includes 10 parameters:

Reset \rightarrow makes shift register in the master = 0.

MasterDataToSend \rightarrow which is data to be sent to the Slave.

MasterDataReceived \rightarrow which is data to be received from Slave.

 $Clk \rightarrow Synchronous$ clock to operate the master.

Start→Indicates the start of data transmission.

 $Sclk \rightarrow clock$ sent to the slave sent by Master.

 $CS \rightarrow To$ know if the Slave is selected to operate or not (active-low).

 $MOSI \rightarrow 1$ -bit output to the Slave.

MISO \rightarrow 1- bit input from the Slave to be read

SlaveSelect \rightarrow select which Slave to operate.

Design Process

We added a register for shifting data (Named: Register) and a boolean (Named: transmit) to allow data transmission. Assign sclk to clk. Integer counter initialized to zero as well.

For Each positive edge of Start or a positive edge of reset
 We check:

1-if the Start is equal to one and transmit is zero then

→we assign data we need to send to the slave to the register.

Initialize data received with don't cares.

Initialize maxCount and set transmit to 1 (allow transmission)

- 2-if the SlaveSelect is equal to zero or one or two then
 - →We assign the CS to the first ,second or third slave. Or we assign it to ones if no slave is selected.
- 3-if reset is equal to one then
 - →We Reset the register to zero.

• For Each positive edge of Clk:

we check:

- 1- if transmit is equal to one then
 - \rightarrow We shift data in Register and output to the Slave in MOSI.
- For Each negative edge of Clk:

we check:

- 1-if Max count reached (All bits transferred) then
 - →Disallow transmission and Unselect slave
- 2-if transmit is equal to one then
 - \rightarrow We read from MISO.
 - \rightarrow We update Data Received from slave
 - →Increment counter

Master Test Bench (Self-Checking)

The Master module includes 10 parameters:

Reset \rightarrow makes shift register in the master = 0.

MasterDataToSend \rightarrow which is data to be sent to the Slave.

MasterDataReceived \rightarrow which is data to be received from Slave.

 $Clk \rightarrow Synchronous$ clock to operate the master.

Start→Indicates the start of data transmission.

 $Sclk \rightarrow clock$ sent to the slave sent by Master.

 $CS \rightarrow To$ know if the Slave is selected to operate or not (active-low).

 $MOSI \rightarrow 1$ -bit output to the Slave.

MISO \rightarrow 1- bit input from the Slave to be read

SlaveSelect \rightarrow select which Slave to operate.

Slave → Acts like the slave module

Design Process

We define a localparam called PERIOD (=5).

First, assign the masterDataToSend and slave to any values.

- In the Initial Begin block:
 - 1- Set clk to zero
 - 2- Set reset to zero
 - 3- Set start to 1
 - 4- Select the first slave as an example (SlaveSelect = 0)

Then, after a PERIOD delay, we set the start to zero as we already started the transmission.

Next, we use \$display to print the initial value of masterDataReceived and the slave reg.

After a delay of (PERIOD*17), all bits have been transferred so we compare the final masterDataReceived with the expected value (original slave). If true, display success. Else, display false.

• In the always begin block:

Keep toggling the clock after aPERIOD delay.


• In the always posedge clk block:


Check if slave is selected. If yes, write to MISO the first bit of the slave reg and shift it by 1 to the right.

In the always negedge clk block:
 Check if slave is selected. If yes, read from the MOSI into the last bit of the slave reg.

Connect DUT to testbench:

Create an instance of the master module and pass all the parameters to it in order.





Slave Design

The Slave module includes 7 parameters:

Reset \rightarrow makes shift register in the slave = 0.

slaveDataToSend \rightarrow which is data to be sent to the Master.

slaveDataReceived → which is data to be received from Master.

 $Sclk \rightarrow clock$ of the slave sent by Master.

 $CS \rightarrow To$ know if the Slave is selected to operate or not (active-low).

 $MOSI \rightarrow 1$ -bit input from Master to be read.

MISO \rightarrow 1- bit output to the Master to be read.

Design Process

We added a register for shifting data (Named: Register) and a boolean (Named: flag) to allow data transmission.

For Each negative edge of CS or a positive edge of reset
 We check:

1- if CS equal zero then

we assign data we need to send to the master to the register. Initialize data received with don't cares.

2-If reset equal zero then

Register data is reseted to zero.

- For Each positive edge of CS:
 - 1- Disconnect slave by not allowing transmission (flag = 0).
- For Each positive edge of sclk:
 - 1- We shift data in Register and output to the master in (MISO).
- For Each negative edge of sclk:

We check if we are transmitting data (flag = 1):

then we sample data (Read from MOSI and add it to data received.)

Slave Test Bench (Self-Checking)

The Slave module includes 8 parameters:

Reset \rightarrow makes shift register in the slave = 0.

slaveDataToSend \rightarrow which is data to be sent to the Slave.

slaveDataReceived \rightarrow which is data to be received from Slave.

 $Sclk \rightarrow clock$ sent to the slave sent by Master.

 $CS \rightarrow To$ know if the Slave is selected to operate or not (active-low).

 $MOSI \rightarrow 1$ -bit input to the Slave.

MISO \rightarrow 1- bit output from the Master to be read.

master → Acts like the Master module

Integer i → Counter that stops transmission when it reaches 8

Design Process

We define a localparam called PERIOD (=5).

First, assign the masterDataToSend and slave to any values.

- In the Initial Begin block:
 - 1- Set sclk to zero.
 - 2- Set reset to zero.
 - 3- Set CS to one.

Then, after a PERIOD delay, we set the CS to zero. (for negedge)

Next, we use \$display to print the initial value of master reg and the slaveDataToSend.

We check if the counter reached 8. If yes, then set CS to 1 and stop transmission.

After a delay of (PERIOD*17), all bits have been transferred so we compare the final slaveDataReceived with the expected value (original master). If true, display success. Else, display false.

• In the always begin block:


Keep toggling the clock after a PERIOD delay.


• In the always posedge sclk block:

Check if slave is selected. If yes, write to MOSI the first bit of the master reg and shift it by 1 to the right.

- In the always negedge sclk block:
 Check if slave is selected. If yes, read from the MISO into the last bit of the master reg.
- Connect DUT to testbench:

Create an instance of the master module and pass all the parameters to it in order.





Development Test Bench (Self-Checking)

