

Gowin FPGA Products

Programming and Configuration Guide

UG290-2.7.4E, 05/22/2024

Copyright © 2024 Guangdong Gowin Semiconductor Corporation. All Rights Reserved.

GOWIN, Gowin, and LittleBee are trademarks of Guangdong Gowin Semiconductor Corporation and are registered in China, the U.S. Patent and Trademark Office, and other countries. All other words and logos identified as trademarks or service marks are the property of their respective holders. No part of this document may be reproduced or transmitted in any form or by any denotes, electronic, mechanical, photocopying, recording or otherwise, without the prior written consent of GOWINSEMI.

Disclaimer

GOWINSEMI assumes no liability and provides no warranty (either expressed or implied) and is not responsible for any damage incurred to your hardware, software, data, or property resulting from usage of the materials or intellectual property except as outlined in the GOWINSEMI Terms and Conditions of Sale. All information in this document should be treated as preliminary. GOWINSEMI may make changes to this document at any time without prior notice. Anyone relying on this documentation should contact GOWINSEMI for the current documentation and errata.

Revision History

Date	Version	Description
4/17/2017	1.00E	Initial version published.
5/31/2017	1.01E	 Configuration modes supported by different devices updated. Note on RECONFIG_N pin when programming built-in Flash updated.
10/13/2017	1.02E	Description of pin reusing updated.
3/16/2018	1.03E	Description of programming and configuration for GW1NS added.
8/8/2018	1.04E	 Description of configuration process when Flash is empty updated. Description of procedures for multiple configurations updated. Description of reusing JTAG pins when MODE[0]=1 updated. Description of programming and configuration features of B version devices updated. Configuration notes and the timing diagrams for different configuration modes added.
1/8/2019	1.05E	 Configuration timing and parameters for SERIAL mode added. Description of power supply requirements deleted.
8/16/2019	1.06E	 Description of power-up and configuration process added. Section "Configuration File Size" modified.
5/15/2020	2.0E	 Note on reusing JTAGSEL_N pin as user I/O added. Information on GW1N(R)-2/GW1N(R)-2B/GW1N(R)-6 removed. Description of configuration modes optimized.
8/20/2020	2.1E	 Information on JTAG Configuration added. Information on SSPI Configuration added. Information on AES Programming added.
10/30/2020	2.2E	Description of configuration file loading time added.
02/07/2021	2.3E	Information on I ² C Configuration added.
09/24/2021	2.4E	 Description of configuration process added. Flow chart of configuring or programming SRAM/Flash for GW1N-2 added. Description of internal Flash programming process.
01/20/2022	2.4.1E	Description of I ² C Configuration added.
05/07/2022	2.5E	 Information on GW2AN-9X/18X removed. Section "7.5 MSPI Configuration Mode" updated.
05/10/2022	2.5.1E	Timing diagram for CPU Mode configuration updated.
07/14/2022	2.5.2E	 Information on configuration file size added. Count of address and length of one address of GW1N-2 SRAM updated. Description of loading frequency for GW1N-2 devices added.
08/10/2022	2.5.3E	 "Table 7-6 Gowin FPGA ID CODE" updated. "Table 7-9 TCK Frequency Requirements for JTAG" updated.
09/07/2022	2.5.4E	 Note on I²C configuration mode updated. Description of READY pin and DONE pin in "Table 4-3 Pin Function" added. "Table 7-6 Gowin FPGA ID CODE" updated.
10/28/2022	2.6E	 Information on GW1NS-2/2C, GW1NSR-2/2C, and GW1NSE-2C removed. Information on GW1N-1P5 updated. Description of CLKHOLD_N pin updated.
11/11/2022	2.6.1E	Section "7.4.5 Connection Diagram for SSPI Configuration

Date	Version	Description
		Mode" updated.
		 Section "Programming External Flash or Embedded SPI-Flash" updated.
		 Section "Read Status Register 0x41" updated.
		Description of multiplexing of JTAG pins and JTAGSEL_N pin
		added.
		 "Figure 3-7 Program AES Key Flow" updated. "Process of Erasing T-process FPGAs" updated.
		"Table 7-20 CPU Mode Pins" updated.
11/24/2022	2.6.2E	"Table 7-21 CPU Configuration Timing Parameters" added.
11/24/2022	2.0.2E	"Figure 7-60 CPU Mode Configuration " updated.
		"Figure 7-61 CPU Mode Configuration Timing" added.
12/02/2022	2.6.3E	Description of background upgrade added.
		 Note added to "Table 7-24 Pin Definition in I2C Configuration Mode".
01/12/2023	2.6.4E	 "Table 3-3 Loading Time in MSPI Mode" updated.
31,12,2020	2.0.72	"Table 3-4 Loading Time in Autoboot Mode" updated.
		"Table 10-1 SPI Flash Commands" updated.
04/00/0000	2055	Note added to "Table 10-1 SPI Flash Commands". "Figure 7 Co CPI Media Configuration " undeted
01/20/2023	2.6.5E	 "Figure 7-60 CPU Mode Configuration " updated. "Figure 7-61 CPU Mode Configuration Timing" updated.
		"Table 7-21 CPU Configuration Timing Parameters" updated.
02/02/2023	2.6.6E	Note under "Table 10-1 SPI Flash Commands" modified.
02/13/2023	2.6.7E	Note about programming internal Flash using I ² C added.
		Structure of the document adjusted.
		Note on RECONFIG_N pin updated.
		 "Table 7-1 Timing Parameters for Power Cycling and RECONFIG N Triggering(LittleBee Family)" updated.
00/00/0000		"Table 7-2 Timing Parameters for Power Cycling and
06/30/2023	2.7E	RECONFIG_N Triggering(Arora Family)" updated.
		Screenshots of IDE(based on Gowin_V1.9.9Beta) updated.
		• "Figure 6-1 Configuration Flow" updated.
		 "Figure 7-15 Process of Normal Programming" updated. Information on pull-down resistor for MCLK signal added.
		Note under "Table 10-1 SPI Flash Commands" modified.
07/24/2023	2.7.1E	Description of JTAGSEL_N pin modified.
		Note on frequency tolerance of MSPI clock added.
		Formula for loading time fixed.Information on Status Register updated.
		 "Process of Erasing T-process FPGAs" updated.
		Note under "Table 3-1 Gowin FPGA Products Configuration File
11/16/2023	2.7.2E	Size (Max.)" modified.
	•	"Table 3-2 Maximum Loading Frequency of Configuration File" "Table 3-2 Maximum Loading Frequency of Configuration File"
		modified.Note under "Table 7-18 Pin Description in MSPI Configuration
		Mode" improved.
		"Figure 7-13 SRAM Configuration Flow", "Figure 7-19 Process
40/00/0000	0.7.05	of Programming Internal Flash", and "Figure 7-20 Process of
12/28/2023	2.7.3E	Programming an X-page" updated.
		Information on frequecy of MCLK updated.Description of background upgrade updated.
		"Table 7-6 Gowin FPGA ID CODE" updated.
05/22/2024	2.7.4E	• "Figure 7-35 Connection Diagram of Daisy-Chain" corrected.
		"Appendix A Pin Status Information" added.

Contents

Contents	i
List of Figures	iii
List of Tables	vi
1 About This Guide	1
1.1 Purpose	1
1.2 Related Documents	
1.3 Terminology and Abbreviations	2
1.4 Support and Feedback	2
2 Glossary	3
3 Bitstream File Configuration	6
3.1 Configuration Options	6
3.2 Configuration Data Encryption (Supported by Arora Family only)	7
3.2.1 Definition	7
3.2.2 Entering Encryption Key	8
3.2.3 Entering Decryption Key	8
3.2.4 Programming Operation	
3.2.5 Programming Flow	11
3.3 Configuration File Size	14
3.4 Configuration File Loading Time	16
4 Configuration Pins	19
4.1 Configuration Pin List and Reuse Options	19
4.1.1 Configuration Pin List	19
4.1.2 Configuration Pin Reuse	20
4.2 Configuration Pin Function and Application	22
5 Configuration Mode Overview	27
5.1 LittleBee Family of FPGA Products	27
5.2 Arora Family of FPGA Products	29
6 Configuration Process	30
6.1 Power-up Sequence	
6.2 Initialization	33

	6.3 Configuration	33
	6.4 Wake-up	33
	6.5 User Mode	34
7 (Configuration Mode Details	35
	7.1 Configuration Notes	35
	7.2 JTAG Configuration Mode	39
	7.2.1 JTAG Configuration Mode Pins	39
	7.2.2 Connection Diagram for the JTAG Configuration Mode	41
	7.2.3 JTAG Configuration Timing	42
	7.2.4 JTAG Configuration Process	43
	7.3 AUTO BOOT Configuration Mode (Supported by LittleBee Family Only)	77
	7.4 SSPI Configuration Mode	78
	7.4.1 SSPI Mode Pins	78
	7.4.2 SSPI Configuration Timing	79
	7.4.3 Configuration Instruction	
	7.4.4 The Flow Chart of Configuring SRAM via SSPI	83
	7.4.5 Connection Diagram for SSPI Configuration Mode	
	7.4.6 Multiple FPGA Connection View in SSPI Mode	
	7.5 MSPI Configuration Mode	90
	7.5.1 MSPI Mode Pins	
	7.5.2 Connection Diagram for MSPI Configuration Mode	
	7.5.3 MSPI Mode Configuration Attempts	
	7.5.4 MULTI BOOT	
	7.5.5 MSPI Configuration Timing	
	7.6 DUAL BOOT Configuration Mode (Supported by LittleBee Family Only)	
	7.7 CPU Configuration Mode	
	7.7.1 Configuration Timing	
	7.8 SERIAL Configuration Mode	
	7.9 I ² C Configuration Mode	
	7.9.1 Process of Configuring SRAM of GW1N-2	107
8 9	Safety Precautions	108
9 E	Boundary Scan	110
10	SPI Flash Selection	112
Δr	ppendix A Pin Status Information	113

List of Figures

Figure 3-1 Configuration Options	7
Figure 3-2 Encryption Key Setting Method	8
Figure 3-3 Setting the Decryption Key	9
Figure 3-4 AES Security Configuration	9
Figure 3-5 Prepare	11
Figure 3-6 Read AES Key Flow	12
Figure 3-7 Program AES Key Flow	13
Figure 3-8 Lock AES Key Flow	14
Figure 3-9 Bitstream Format generation	15
Figure 4-1 Configuring Pin Reuse	22
Figure 4-2 MCLK Frequency Setting	25
Figure 6-1 Configuration Flow	31
Figure 6-2 POR Power-up Timing	32
Figure 7-1 Recommended Pin Connection	37
Figure 7-2 Power Cycling Timing	38
Figure 7-3 RECONFIG_N Triggering Timing	38
Figure 7-4 Connection Diagram for JTAG Configuration Mode	41
Figure 7-5 Connection Diagram of JTAG Daisy-Chain Configuration Mode	42
Figure 7-6 JTAG Configuration timing	42
Figure 7-7 TAP State Machine	43
Figure 7-8 Instruction Register Access Timing	44
Figure 7-9 Data Register Access Timing	44
Figure 7-10 State Machine Flowchart of Reading ID Code	46
Figure 7-11 Instruction-0x11 Access Timing When Reading ID Code	46
Figure 7-12 Data Register Access Timing When Reading ID Code	46
Figure 7-13 SRAM Configuration Flow	48
Figure 7-14 Process of reading SRAM	50
Figure 7-15 Process of Normal Programming	52
Figure 7-16 Process of Background Programming	53
Figure 7-17 Process of Erasing T-process FPGAs	55
Figure 7-18 Erase Flow for H-process FPGAs	57

UG290-2.7.4E

Figure 7-19 Process of Programming Internal Flash	59
Figure 7-20 Process of Programming an X-page	60
Figure 7-21 Y-page Programming	61
Figure 7-22 Process of Reading Internal Flash	62
Figure 7-23 Process of Reading a Y-page	63
Figure 7-24 GW1N-4 Background Programming Flow	64
Figure 7-25 Transfer JTAG Instruction Sample & Extest Flow Chart	65
Figure 7-26 Connection Diagram of Programming External Flash via JTAG Interface(GW2A(R)-18/GW2A-55 /LittleBee Family)	66
Figure 7-27 Connection Diagram of Programming Embedded SPI Flash via JTAG Interface(GWI	
Figure 7-28 Process of Programming SPI Flash	67
Figure 7-29 Process of Erasing SPI Flash	68
Figure 7-30 Process of Programming a Page of the SPI Flash	69
Figure 7-31 Process of Reading Back SPI Flash and Verifying the Data Stream File	70
Figure 7-32 Timing diagram of Sending 0x06 by Emulating SPI with JTAG(GW2A)	71
Figure 7-33 Timing diagram of Sending 0x06 by Emulating SPI with JTAG(GW1N)	71
Figure 7-34 Process of Using Boundary Scan Mode To Program SPI Flash	72
Figure 7-35 Connection Diagram of Daisy-Chain	77
Figure 7-36 SSPI Configuration Timing	79
Figure 7-37 Read ID Code Timing	80
Figure 7-38 Write Enable (0x15) Timing	81
Figure 7-39 Write Disable(0x3A00) Timing	81
Figure 7-40 Write Data (0x3B) Timing	82
Figure 7-41 SSPI Configuration Mode Connection Diagram	83
Figure 7-42 Connection Diagram of Programming External Flash via SSPI(GW2A-18/55,GW1N(R	
Figure 7-43 Connection Diagram of Programming Internal Flash via SSPI (GW2AN-55)	84
Figure 7-44 The Flow Chart of Programming Flash via SSPI	85
Figure 7-45 The Flow Chart of Erasing SPI Flash	86
Figure 7-46 The Flow Chart of Programming a Page of the SPI Flash	87
Figure 7-47 The Flow Chart of Reading Back SPI Flash and Verifying the Data Stream File	88
Figure 7-48 Multiple FPGA Connection Diagram 1	89
Figure 7-49 Multiple FPGA Connection Diagram 2	89
Figure 7-50 Connection Diagram for MSPI Configuration Mode	92
Figure 7-51 Connection Diagram of JTAG Programming External Flash	92
Figure 7-52 Example of Bitstream Image Distribution in Flash Memory	94
Figure 7-53 Input the Start address for the Next Bitstream	95
Figure 7-54 Set the Programming Address for the External Flash	96
Figure 7-55 Connection Diagram for Configuring Multiple FPGAs via Single Flash	97

UG290-2.7.4E iv

Figure 7-56 MSPI Download Timing	97
Figure 7-57 Multiple FPGA Connection Diagram in MSPI Configuration Mode	98
Figure 7-58 Dual Boot Flow Chart	99
Figure 7-59 Connection Diagram for CPU Mode	101
Figure 7-60 CPU Mode Configuration Diagram	101
Figure 7-61 CPU Mode Configuration Timing	102
Figure 7-62 Connection Diagram for SERIAL Mode	103
Figure 7-63 SERIAL Configuration Timing	104
Figure 7-64 Connection Diagram for I ² C Mode	105
Figure 7-65 I ² C Mode Timing	105
Figure 7-66 Process of Configuring SRAM of GW1N-2	107
Figure 9-1 Boundary Scan Operation Schematic Diagram	110

UG290-2.7.4E

List of Tables

Table 1-1 Terminology and Abbreviations	2
Table 2-1 Glossary	3
Table 3-1 Gowin FPGA Products Configuration File Size (Max.)	15
Table 3-2 Maximum Loading Frequency of Configuration File	17
Table 3-3 Loading Time in MSPI Mode	18
Table 3-4 Loading Time in Autoboot Mode	18
Table 4-1 Configuration Pin List	19
Table 4-2 Pin Reuse Options	21
Table 4-3 Pin Function	22
Table 5-1 Configuration Modes	28
Table 5-2 Configuration Modes	29
Table 6-1 Power Rails Monitored by POR Circuits of Different Devices	32
Table 7-1 Timing Parameters for Power Cycling and RECONFIG_N Triggering(LittleBee Family)	38
Table 7-2 Timing Parameters for Power Cycling and RECONFIG_N Triggering(Arora Family)	39
Table 7-3 Pin Description in JTAG Configuration Mode	39
Table 7-4 List of devices for which you need/do not need to send a reprogram instruction	40
Table 7-5 JTAG Configuration Timing Parameters	42
Table 7-6 Gowin FPGA ID CODE	45
Table 7-7 Change of TDI and TMS Value in The Process of Sending Instructions	45
Table 7-8 Count of Address and Length of One Address	49
Table 7-9 TCK Frequency Requirements for JTAG	53
Table 7-10 Readback-pattern / Autoboot-pattern	58
Table 7-11 Pin State	72
Table 7-12 Status Register Definition(I)	73
Table 7-13 Status Register Definition(II)	74
Table 7-14 Status Register Definition(III)	74
Table 7-15 SSPI Mode Pins	78
Table 7-16 SSPI Configuration Timing Parameters	79
Table 7-17 Configuration Instruction	80
Table 7-18 Pin Description in MSPI Configuration Mode	91
Table 7-19 MSPI Configuration Timing Parameters	98

Table 7-20 CPU Mode Pins	. 100
Table 7-21 CPU Configuration Timing Parameters	. 102
Table 7-22 Pin Definition in SERIAL Configuration Mode	. 103
Table 7-23 SERIAL Configuration Timing Parameters	. 104
Table 7-24 Pin Definition in I ² C Configuration Mode	. 105
Table 7-25 I ² C Configuration Timing Parameters	. 106
Table 7-26 Frequencies and addresses of I ² C configuration mode	. 107
Table 10-1 SPI Flash Commands	. 112
Table A-1 Pin Status Information for LittleBee Family 1K, 4K, and 9K Devices at Each Stage	. 114
Table A-2 Pin Status Information for LittleBee Family 1P5K and 2K Devices at Each Stage	. 115
Table A-3 Pin Status Information for Arora Family 18K and 55K Devices at Each Stage	. 116

UG290-2.7.4E vii

1 About This Guide 1.1 Purpose

1 About This Guide

1.1 Purpose

This manual describes the programming and configuration of Gowin Semiconductor's LittleBee and Arora FPGA products.

1.2 Related Documents

The latest documents are available at www.gowinsemi.com.

- DS100, GW1N series of FPGA Products Data Sheet
- DS102, GW2A series of FPGA Products Data Sheet
- DS117, GW1NR series of FPGA Products Data Sheet
- DS226, GW2AR series of FPGA Products Data Sheet
- DS961, GW2ANR series of FPGA Products Data Sheet
- DS821, GW1NS series of FPGA Products Data Sheet
- DS841, GW1NZ series of FPGA Products Data Sheet
- DS861, GW1NSR series of FPGA Products Data Sheet
- DS871, GW1NSE series of FPGA Products Data Sheet
- DS881, GW1NSER series of FPGA Products Data Sheet
- DS891, GW1NRF series of FPGA Products Data Sheet
- DS961, GW2ANR series of FPGA Products Data Sheet
- DS976, GW2AN-55 Data Sheet
- TN711, GOWIN FPGA Status Register Codes

UG290-2.7.4E 1(116)

1.3 Terminology and Abbreviations

The terminology and abbreviations used in this manual are shown in Table 1-1.

Table 1-1 Terminology and Abbreviations

Terminology and Abbreviations	Full Name
Bitstream	Bitstream Data
Bscan	Boundary Scan
CPU	Central Processing Unit
CRC	Cyclic Redundancy Check
EFlash/EmbFlash	Embedded Flash
FPGA	Field Programmable Gate Array
FS file	Fuses file
GPIO	General Purpose Input Output
I2C (I ² C, IIC)	Inter-Integrated Circuits
ID	Identification
IEEE	Institute of Electrical and Electronics Engineers
Internal Flash	Internal Flash
JTAG	Joint Test Action Group
LSB	Least Significant Bit(first)
LUT	Look-up Table
MSB	Most Significant Bit(first)
MSPI	Master Serial Peripheral Interface
Programming	Programming
SCL	Serial Clock
SDA	Serial Data
Security Bit	Security Bit
SPI	Serial Peripheral Interface
SRAM	Static Random Access Memory
SSPI	Slave Serial Peripheral Interface
TAP	Test Access Port

1.4 Support and Feedback

Gowin Semiconductor provides customers with comprehensive technical support. If you have any questions, comments, or suggestions, please feel free to contact us directly using the information provided below.

Website: <u>www.gowinsemi.com</u> E-mail:<u>support@gowinsemi.com</u>

UG290-2.7.4E 2(116)

2Glossary

This chapter provides an overview of the terms that are commonly used in the programming and configuration of Gowin FPGAs.

Table 2-1 Glossary

Term	Definition
Program	Write the bitstream data generated by the Gowin software to the internal Flash of the FPGA or the external SPI Flash connected to the FPGA.
Configure	Load the bitstream data generated by the Gowin software to the FPGA's SRAM via external interfaces or from the internal Flash.
GowinCONFIG	In addition to the common JTAG configuration mode, Gowin FPGAs support additional configuration modes, including AUTO BOOT configuration, DUAL BOOT configuration, MSPI configuration, SSPI configuration, SERIAL configuration, and CPU configuration. The GowinCONFIG configuration modes supported by each device depend on the device model and package type.
MODE[2:0]	The three MODE pins associated with GowinCONFIG.
AUTO BOOT	The FPGA loads the bitstream data into the SRAM from the internal Flash. This mode is only supported by non-volatile devices.
DUAL BOOT	There are two bitstream files stored in the internal Flash and the external Flash respectively. When the configuration through the external Flash fails, the internal Flash will be used for configuration. This mode is only supported by non-volatile devices.
MSPI Configuration	The FPGA acts as a master device and reads the bitstream data from the external Flash through the SPI interface for configuration.
SSPI Configuration	The FPGA acts as a slave device and the external master writes the bitstream data into the FPGA through the SPI interface for configuration.

UG290-2.7.4E 3(116)

Term	Definition
SERIAL Configuration	The FPGA acts as a slave device and the external master writes the bitstream data into the FPGA through the serial
	interface for configuration.
00110 6 0	The FPGA acts as a slave device and the external master
CPU Configuration	writes the bitstream data into the FPGA through the parallel
	interface(8-bit width) for configuration. The FPGA acts as a slave device and the external master
I2C Configuration	writes the bitstream data into the FPGA through the I2C
120 comigaration	interface for configuration.
	This is a derivative concept of the MSPI configuration
	mode. It refers to the process where the FPGA reads the
	bitstream data from different addresses in the external
MULTI BOOT	Flash for configuration. The loading address of the latter bitstream data is written into the previous bitstream data.
WOLITBOOT	The configuration is done by triggering RECONFIG_N to
	cause the FPGA to load another bitstream file without
	powering down the device. All FPGAs that support MSPI
	configuration mode support this mode.
	If there is a need for upgrading when the FPGA is working,
	you can first write the bitstream data to the external Flash
Remote Upgrade	remotely, and then trigger RECONFIG_N or power cycle the
	FPGA to cause it to read configuration data from the external Flash.
	FPGA devices are connected sequentially in a serial way.
	Devices can be configured from the head of the chain in
Daisy Chain	sequence according to the connection order, and data can
	only be transmitted between adjacent devices.
	After the configuration is completed, the FPGA enters user
User Mode	mode and performs the designed logic functions.
	Configuration pins can be reused as GPIOs(Gowin
	Programmable I/O) only in user mode. FPGAs can be programmed and configured in this mode.
	In edit mode, configuration pins cannot be used as GPIOs,
Edit Mode	and all GPIOs are in a high-impedance state (except for
	background upgrade).
ID CODE	Identification for the Gowin FPGA devices. Each device has
ID GODE	a specific ID CODE.
HOED CODE	User identification for the FPGA device you are using. The
USER CODE	user code can be written to the FPGA device through Gowin
	Programmer. Up to 32-bit can be supported. A special design for the security of configuration data of
	Gowin FPGAs. After the bitstream data with the security bit
Security Bit	is written into the FPGA's SRAM, no one will be able to
_	read back the data. The Gowin software sets a security bit
	for the bitstream data of all FPGAs by default.
	This feature is supported by the Arora family of FPGA
Encryption	products. After the encrypted bitstream is written into the
	FPGA, the FPGA will match it with the pre-stored key
	automatically. If the matching succeeds, the FPGA will

UG290-2.7.4E 4(116)

Term	Definition
	decrypt the bitstream and wake up, otherwise it will not work.

UG290-2.7.4E 5(116)

3 Bitstream File Configuration

The programming and configuration features of Gowin FPGA products need to be set using Gowin Software. The setting options mainly consist of options related to configuration pin multiplexing(i.e. reuse) and options related to bitstream file configuration. This chapter describes the bitstream file configuration. For the details about the configuration pin multiplexing, please refer to 4.1.2 Configuration Pin Reuse.

To transfer the configuration data safely and accurately, GOWIN adds the CRC check algorithm and sets security bits for the bitstream files of its FPGAs by default. During the configuration process, the input data is checked in real time. The wrong data cannot wake up the device, and the DONE signal is pulled down. After the bitstream data with the security bit set is written to the FPGA's SRAM, no one will be able to read back the data.

3.1 Configuration Options

Please refer to Figure 3-1 for the related configuration data setting interface. The configuration options include CRC enable, bitstream data compression, encryption key setting, security bit setting, MSPI configuration frequency selection, SPI Flash start address setting in multiple configuration modes, USER CODE setting, etc. The lower 12 bits of the SPI Flash start address are invalid and what you can set is ADDR[23:12].

UG290-2.7.4E 6(116)

Configuration × **BitStream** Synthesize ☑ Enable CRC Check General ■ Enable Compress ✓ Place & Route ☐ Enable Encryption (only support Arora and Arora V) General Place Key(Hex): 00000000-00000000-00000000-00000000 Route ☑ Enable Security Bit Dual-Purpose Pin Secure Mode Unused Pin Power On Reset Monitor ✓ BitStream ✓ Print BSRAM Initial Value General sysControl Bitstream Format: Binary ▼ Feature sysControl Cancel Apply

Figure 3-1 Configuration Options

Note!

The security bit option is automatically checked after the encryption option is checked, which not only ensures the security of the data transmission process, but also prevents any readback operation, thus maximizing the security of user data.

3.2 Configuration Data Encryption (Supported by Arora Family only)

The Arora Family FPGAs support bitstream data encryption with the 128-bit AES encryption algorithm. The configuration process of encrypted bitstream data is as follows:

- Enter the encryption key in the Gowin software to generate the bitstream data file.
- 2. Enter the decryption key in Gowin Programmer to store it in the FPGA.
- 3. After the encrypted bitstream data is loaded into the FPGA, the FPGA reads the decryption key itself for data parsing. If the data parsing succeeds, the FPGA finishes the configuration process and begins to work; if the data parsing fails, the FPGA cannot work, and the READY and DONE signals will be pulled low.

3.2.1 Definition

- AES key: the AES private key used in the AES encryption algorithm, specified by the users and referred to as "key" in this manual.
- AES key length: 128 bits.
- Key: short for AES key. A 128-bit length space is provided in the Arora family FPGAs for storing the key.
- Lock: this command is used to restrict the reading of the key. This

UG290-2.7.4E 7(116)


operation is referred to as "lock" in this manual. When the key is locked, all the read back data will be 1.

3.2.2 Entering Encryption Key

Refer to the steps below to write the encryption keys in Gowin Software:

- 1. Open the corresponding project in Gowin Software.
- 2. Select "Project > Configuration > Dual Purpose Pin" from the available menu options.
- 3. Click "BitStream", check "Enable Encryption (only support GW2A)" and input the key value, as shown in Figure 3-2.

Figure 3-2 Encryption Key Setting Method



After setting the encryption key successfully, write the decrypted key to the FPGA key storage area for the device to analyze the encrypted bitstream data to complete the configuration.


3.2.3 Entering Decryption Key

To input the decryption key, refer to the following steps:

- 1. Open the Gowin programming software.
- 2. Scan the FPGA device.
- 3. Right-click on the device name and select "Security Key Setting ".
- 4. Enter the encrypted key value in the pop-up interface, click "write" and write the value to the FPGA, as shown in Figure 3-3.

UG290-2.7.4E 8(116)

Figure 3-3 Setting the Decryption Key



After the decryption key is written successfully, readback the written value via the "Read" button on the interface to verify.

After the key is written successfully, users also can select to "lock" it in FPGA via the Lock command. Once you have performed this action, any read and write key operations will be invalid, the key value cannot be modified, and all read bits are all "1".

After the decryption key is set, the encrypted bitstream data will only work when the data matches the decryption key. The key does not affect the non-encrypted bitstream data.


Note!

The initial value of the Gowin FPGA keys is 0. If a key value is changed to 1, it cannot be changed back to 0. For example, the key value written during an operation is 00000000-00000000-000000001, and the last bit of the modified key must be 1.

3.2.4 Programming Operation

Gowin Programmer offers a tool for programming the AES encryption key. Open this tool by clicking "Edit > Security Key Setting " in Gowin Programmer, as shown in Figure 3-4.

Figure 3-4 AES Security Configuration



UG290-2.7.4E 9(116)

This configuration contains the following three parts:

- Write: Write Key.Read: Read Key.
- Lock: Lock read and write access to the Key.

Write

- 1. Write the user-defined Key to the text box in the figure above.
- 2. Click the "write" button.
- 3. Return the validation result after running.

Read

Click the "read" button to validate the written AES encryption key again. The Key that is read from the tool will be displayed in the text box in the figure above.

Lock

Click "lock" to lock the read and write permission of Key. If it is locked, the Key cannot be read or written.

UG290-2.7.4E 10(116)


3.2.5 Programming Flow

Figure 3-5 \sim Figure 3-8 show the flow of how to program or lock the AES key. All the flows are based on the JTAG protocol.

Check ID CODE

Check the device ID to determine whether the JTAG protocol works properly and whether the programming object is correct to avoid misoperation.


Figure 3-5 Prepare



UG290-2.7.4E 11(116)

Read AES Key


Figure 3-6 Read AES Key Flow



UG290-2.7.4E 12(116)

Program AES Key

Figure 3-7 Program AES Key Flow



Lock AES Key

Locking the AES Key prevents the Key leakage. After locking the AES Key, you will not be able to read or configure the AES Key.

UG290-2.7.4E 13(116)




Figure 3-8 Lock AES Key Flow

3.3 Configuration File Size

The Gowin bitstream format can be Text (ASCII) with annotations or Binary with no annotations. The file with a .fs suffix is a text format file. Lines beginning with "//" are annotations. The other is the bitstream data. The file with a .bin suffix is a binary format file, with no annotations. This binary format file is commonly used for embedded programming. Users can configure the bitstream file format in Gowin Software.

- 1. Open the Gowin Software.
- 2. On the Process tab, right-click Place & Route and then click "Configuration > Bitstream".
- 3. In the options of Bitstream Format, select Text or Binary, as shown in Figure 3-9.

UG290-2.7.4E 14(116)

W Configuration **BitStream** Synthesize ☑ Enable CRC Check General ☐ Enable Compress ✓ Place & Route ☐ Enable Encryption (only support Arora and Arora V) General Place Key(Hex): 00000000-00000000-00000000-00000000 Route ☑ Enable Security Bit Dual-Purpose Pin Secure Mode Unused Pin Power On Reset Monitor → BitStream Print BSRAM Initial Value General sysControl Bitstream Format: Binary ▼ Feature sysControl Binary ОК Cancel Apply

Figure 3-9 Bitstream Format generation

Gowin supports compressing bitstream data. The compression ratio is related to the user design. This manual only provides uncompressed configuration file sizes, as shown in Table 3-1.

Table 3-1 Gowin FPGA Products Configuration File Size (Max.)

Device Name	LUT	Max. Configuration File Size
GW1N-1(S), GW1NR-1, GW1NZ-1	1,152	84 KBytes
GW1N-1P5	1,584	113 KBytes
GW1N-2, GW1NR-2	2,304	113 KBytes
GW1N-4, GW1NR-4, GW1NS-4(C), GW1NSR-4(C), GW1NSER-4C, GW1NRF-4B	4,608	217 KBytes
GW1N-9, GW1NR-9	8,640	435 KBytes
GW2A-18, GW2AR-18, GW2ANR-18	20,736	887 KBytes
GW2A-55, GW2AN-55	54,720	2269 KBytes


UG290-2.7.4E 15(116)

Note!

The data in the table is the file size in binary format, and the configuration file is not compressed.

3.4 Configuration File Loading Time

Gowin FPGA can be used as a Master to read bitstream files from Flash and configure SRAM, including Autoboot mode and MSPI mode. In Autoboot mode, FPGA reads bitstream files from internal Flash. In MSPI mode, FPGA reads bitstream files from external Flash. When the FPGA is powered on and ready, it starts to read bitstream files, and when the loading is done, the FPGA enters the User Logic state, as shown in the figure below.



Both the LittleBee family and Arora family of GOWINSEMI FPGA devices support the MSPI mode, that is, after the device is powered on, it can read bitstream files from the external SPI Flash and then complete the configuration. The default frequency of reading the configuration file is 2.5 MHz. One bit is read at each SPI clock, so the required loading time can be calculated according to the file size. The clock frequency of reading SPI Flash in MSPI mode should not be greater than 66.6MHz. Note that the FastRead_n pin should be grounded at the same time when Fast Read SPI (0x0B) is used.

The LittleBee family devices support not only MSPI mode but also Autoboot mode. The loading frequency is 2.5 MHz by default, and Autoboot mode loads one byte (8 bits) per clock.

Note!

• For the GW1N-2 device, if its MODE[2] value is fixed to 1, its loading frequency can only be 2.5MHz.

The loading time varies depending on the configuration file size, load frequency, and per-clock loading width. Due to the different processes of the embedded Flash, the maximum Autoboot loading frequency for different devices is also different. The specific maximum loading speed is shown in Table 3-2 below.

UG290-2.7.4E 16(116)

Table 3-2 Maximum Loading Frequency of Configuration File

Device	Max. Loading Frequency in Autoboot mode	Max. Loading Frequency in MSPI mode
GW2A-55/55C		
GW2A-18/18C		
GW2AR-18/18C	-	
GW2ANR-18C		
GW1N-1	001411]
GW1N-1S	26MHz	
GW1NZ-1 GW1N-2/1P5 GW1N-2B/1P5B GW1NSER-4C GW1NS-4 GW1NS-4 GW1NS-4C GW1NSR-4C GW1N-4B GW1NR-4B GW1NR-4B GW1NR-4 GW1N-9 GW1NR-9 GW1NR-9 GW1NR-9	40MHz	<66.6MHz

UG290-2.7.4E 17(116)

The bitstream file loading time in MSPI mode is shown in Table 3-3	.
Table 3-3 Loading Time in MSPI Mode	

Number of LUT4	Max. Configuration File	Loading Time (ms, when Frequency =2.5 MHz)	Loading Time (ms, when Frequency =25 MHz)	Loading Time (ms, when Frequency =41.6 MHz)	Loading Time (ms, when Frequency =62.5 MHz)
1,152	84 KBytes	275	28	17	11
1584	116 KBytes	381	40	25	17
2304	116 KBytes	381	40	25	17
4,608	217 KBytes	711	71	42	28
8,640	435 KBytes	1425	142	85	57
20,736	887 KBytes	2906	290	174	116
54,720	2269 KBytes	7435	743	446	297

The bitstream file loading time in Autoboot mode is shown in Table 3-4. Table 3-4 Loading Time in Autoboot Mode

Number of LUT4	Max. Configuration File	Loading Time (ms, when frequency =2.5 MHz, default frequency)	Loading Time (ms, when Frequency =25 MHz)	Loading Time (ms, when Frequency =31.25 MHz)
1,152	84 KBytes	34	4	3
1584	116 KBytes	48	7	6
2304	116 KBytes	48	7	6
4,608	217 KBytes	88	9	7
8,640	435 KBytes	178	17	14

The loading time listed above is for reference only. The total time required from the device power-up to the completion of configuration includes the power supply ramp time (Tramp), device initialization time, and configuration time. The power supply ramp time is dependent on the characteristics of the power supply device. Therefore, the time from power-up to the completion of loading of the FPGA can be estimated using the following formula:

Autoboot mode:

T loading time = POR time + Number of Data Stream Bits /8/ Loading Frequency

MSPI mode:

 $T_{loading time}$ = POR time + Number of Data Stream Bits / Loading Frequency

UG290-2.7.4E 18(116)

4 Configuration Pins

Gowin FPGA products have various configuration modes, including general JTAG configuration, active configuration, passive configuration, serial configuration and parallel configuration, etc., which can meet the various peripheral requirements of different users. The programming and configuration pins can be used as configuration pins and also can be reused as GPIO. Users can configure the pins as required. Users also can configure them according to their configuration functions to meet specific requirements.

4.1 Configuration Pin List and Reuse Options

4.1.1 Configuration Pin List

Table 4-1 contains a list of all the configuration pins of Gowin FPGA products together with the details of the pins used in each configuration mode and the shared pins in chip packages.

Table 4-1 Configuration Pin List

Pin Name I/O			GowinCONFIG						
	JTAG	AUTO BOOT	I ² C	SSPI	MSPI	DUAL BOOT	SERIAL	CPU	
RECONFIG_N	I	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes
JTAGSEL_N	I	Yes							
TDO	0	Yes							
TMS	I	Yes							
TCK	I	Yes							
TDI	I	Yes							
READY	I/O	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes
DONE	I/O	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes
MODE[2:0]	I		Yes	Yes	Yes	Yes	Yes	Yes	Yes
SCLK	1				Yes			Yes	Yes

UG290-2.7.4E 19(116)

Pin Name			GowinCONFIG						
	I/O	JTAG	AUTO BOOT	I ² C	SSPI	MSPI	DUAL BOOT	SERIAL	CPU
CLKHOLD_N/DIN	1				Yes			Yes	Yes
WE_N/DOUT	0							Yes	Yes
MI /D7	I/O					Yes			Yes
MO /D6	I/O					Yes			Yes
MCS_N /D5	I/O					Yes			Yes
MCLK /D4	I/O					Yes			Yes
FASTRD_N /D3	I/O					Yes			Yes
SI /D2	I/O				Yes				Yes
SO /D1	I/O				Yes				Yes
SSPI_CS_N/D0	I/O				Yes				Yes
SCL	1			Yes					
SDA	I/O			Yes					

Note!

- For the configuration modes supported by different devices, please refer to <u>5</u> Configuration Mode.
- Please refer to <u>7</u> for the definition of each pin in different configuration modes.

4.1.2 Configuration Pin Reuse

To maximize the utilization of I/O, Gowin FPGA products support setting the configuration pins as GPIO pins. Before any configuration operation is performed on all series of Gowin FPGA products after power-up, all related configuration pins are used as configuration pins by default. After successful configuration, the device enters into user mode and reassigns the pin functions according to the multiplex options selected by the user.

Note!

When setting the pin multiplexing option, ensure the external initial connection state of the pins does not affect the device configuration. Isolate the connections that affect the configuration first, and then wait to modify them in user mode.

The reuse options for the configuration pins are detailed in Table 4-2.

UG290-2.7.4E 20(116)

Table 4-2 Pin Reuse Options

Name	Options	Description
	Default Status	TMS, TCK, TDI, and TDO are used as dedicated configuration pins. JTAGSEL_N is used as GPIO.
JTAG PORT	Set as GPIO	JTAGSEL_N pins are used as dedicated configuration pins: ■ JTAGSEL_N=0, TMS, TCK, TDI, and TDO are used as configuration pins: ■ JTAGSEL_N = 1, TMS, TCK, TDI, and TDO are used as GPIO after configuration.
I ² C PORT	Default Status	SCL and SDA pins are used as dedicated configuration pins.
I-C PORT	Set as GPIO	SCL and SDA pins are used as GPIO after configuration.
SSPI PORT	Default Status	SCLK, CLKHOLD_N, SSPI_CS_N, SI and SO are used as dedicated configuration pins.
	Set as GPIO	SCLK, CLKHOLD_N, SSPI_CS_N, SI and SO are used as GPIO after configuration.
MSPI PORT	Default Status	FASTRD_N, MCLK, MCS_N, MO, and MI are used as dedicated configuration pins.
WISFIFORI	Set as GPIO	FASTRD_N, MCLK, MCS_N, MO, and MI are used as GPIO after configuration.
RECONFIG N	Default Status	Dedicated configuration pins.
INECONI IO_II	Set as GPIO	Used as GPIO after configuration.
READY	Default Status	Dedicated configuration pins.
ILADI	Set as GPIO	Used as GPIO after configuration.
DONE	Default Status	Dedicated configuration pins.
DONE	Set as GPIO	Used as GPIO after configuration.

Note!

- [1] For the devices with JTAGSEL_N unbonded, when debugging JTAG pin reuse, it's suggested to set the MODE value to non-auto configuration mode (being neither auto-boot, dual boot, nor MSPI) before powering up to avoid the other bit stream data affecting configuration. The device turns into user MODE, and the JTAG pin changes into GPIO after powering up and manually configuring JTAG. After the device is powered up, the device enters User Mode, and the JTAG pin is used as GPIO. For the LittleBee Family of FPGA products, when MODE[2: 0]=001, the JTAGSEL_N pin is always a GPIO, in other words, the JTAGSEL_N pin and the four JTAG pins (TCK, TMS, TDI, TDO) can be used as GPIOs simultaneously; however, in this case the JTAGSEL_N pin cannot restore the JTAG pins to configuration IOs, and these pins will be restored as configuration IOs when the FPGA re-enters edit mode.
- [2] The pins of SERIAL and CPU modes are shared with other configuration modes, so they cannot be set as GPIOs separately. However, the pins can be set as GPIOs in non-shared configuration modes.

Configuring Dual-purpose Pins

The steps are as follows:


- 1. Open the project in Gowin Software.
- 2. Select "Project > Configuration > Dual Purpose Pin" from the menu

UG290-2.7.4E 21(116)

options, as shown in Figure 4-1.

3. Check the corresponding options.

Figure 4-1 Configuring Pin Reuse



4.2 Configuration Pin Function and Application

The RECONFIG_N, READY, and DONE pins are used in all configuration modes. Other pins can be set as dedicated pins or GPIO (Gowin Programmable IO) according to their specific application. For the status of each configuration pin at each stage, please refer to Appendix A Pin Status Information.

Table 4-3 Pin Function

Pin Name	Functional Description
RECONFIG_N	As a configuration pin, RECONFIG_N is an input pin that has an internal weak pull-up. Active low. It is used as the reset function for the FPGA programming configuration. The FPGA can't be configured if RECONFIG_N is set to low. It is important to keep this pin high or floating during power-up, initialization, and configuration of the FPGA, and it can be released after the configuration is complete. As a configuration pin, a low-level signal with a pulse width of no less than 25ns is required for GowinCONFIG to reload bitstream data according to the MODE setting value. You can also write logic to control the pin to trigger the device to reconfigure as required. As a GPIO pin, RECONFIG_N can only be used as the output pin. To ensure a smooth configuration, you need to set the initial value of

UG290-2.7.4E 22(116)

Pin Name	Functional Description
	RECONFIG_N to high when reusing it.
READY	In-out pins. The default state is open-drain output with internal weak pull-up. Active-high. FPGA can be configured only when the READY signal is pulled up. When the READY signal is pulled down, recover the status by powering up or triggering RECONFIG_N. As an output configuration pin, it indicates whether the FPGA can be configured or not. If the FPGA meets the configuration condition, the READY signal is high. If the configuration fails, the READY signal is low. As an input configuration pin, you can delay the configuration via its own logic or by pulling down the READY signal. As a GPIO, it can be used as an input or output type. If READY is used as an input GPIO, the initial value needs to be 1 before
	configuration. Otherwise, the FPGA cannot be configured. In-out pins. The default state is open-drain output with internal
DONE	weak pull-up, and DONE output 0 during configuration. A signal that indicates the FPGA is configured successfully. DONE is pulled up after successfully configuring. As an output configuration pin, it indicates the current configuration of FPGA: if configured successfully, the DONE signal is high and the device enters into a working state. if the configuration fails, the DONE signal keeps low. As an input configuration pin, the user can delay the entering of user mode via its own internal logic or by reducing the DONE signal. When RECONFIG_N or READY signals are low, the DONE signal also keeps low. When configuring SRAM using a JTAG circuit, it does not need to take the DONE signal into account. As a GPIO, it can be used as an input or output type. If DONE is used as an input GPIO, the initial value of DONE should be 1 before configuring. Otherwise, the FPGA will fail to enter the user mode after being configured.
MODE	GowinCONFIG modes selection pin. As the selection pin of GowinCONFIG modes, MODE is an input pin that has internal weak pull-up. The maximum bit width is 3 bits. When FPGA powers up or a low-level pulse triggers RECONFIG_N, the device enters the corresponding GowinCONFIG mode per the MODE value. The same MODE value of the different Gowin series of FPGA products may have different configuration modes. As the number of pins for each package is different, some MODE pins are not all bonded out, please refer to the corresponding PINOUT manual for further details. When MODE pins are used as GPIOs, they can be used as an input or output type. Note that when the MODE value changes, power cycling or providing one low pulse for triggering RECONFIG_N is required for it to take effect.
JTAGSEL_N	As a configuration pin, it is an input pin with internal weak pull-up.
JIAGSEL_N	As a configuration pin, it is an input pin with internal weak pull-up.

UG290-2.7.4E 23(116)

Pin Name	Functional Description
	If JTAG pins are set as a GPIO in the Gowin Software, the JTAG
	pins can become GPIOs after the device is powered up and
	successfully configured. The JTAG pin configuration functions can
	be recovered by pulling down JTAGSEL_N. The JTAG
	configuration functions are always available if no JTAG pin reuse
	is set. As a GPIO, it can be used as an input or output type.
	Note!
	The JTAGSEL_N pin and four JTAG pins (TCK, TMS, TDI, and TDO) are
	exclusive. JTAG pins can only be used as configuration pins if JTAGSEL_N is set as a GPIO. JTAGSEL_N can only be used as a configuration pin if
	JTAG pins are set as GPIOs.
	For the LittleBee Family of FPGA products, when MODE[2:0]=001, the JTAGSEL_N pin is always a GPIO, in other words, the JTAGSEL_N pin and the four JTAG pins (TCK, TMS, TDI, TDO) can be used as GPIOs
	simultaneously; however, in this case the JTAGSEL_N pin cannot restore
	the JTAG pins to configuration IOs, and these pins will be restored as
	configuration IOs when the FPGA re-enters edit mode.
TOV	As a configuration pin, it is an input pin.
TCK	It is a serial clock input pin in the JTAG configuration mode. As a
	GPIO, it can be used as an input or output type.
TMC	As a configuration pin, it is an input pin with internal weak pull-up.
TMS	It is a serial input pin in JTAG configuration mode. As a GPIO, it
	can be used as an input or output type. As a configuration pin, it is an input pin with internal weak pull-up.
TDI	It is a serial data input pin in JTAG configuration mode. As a
וטו	GPIO, it can be used as an input or output type.
	As a configuration pin, it is an output pin.
TDO	It is a serial data output pin in JTAG configuration mode. As a
100	GPIO, it can be used as an input or output type.
	As a configuration pin, it is an input pin.
SCLK	It is a clock input pin in SSPI, SERIAL, and CPU configuration
	modes. As a GPIO, it can be used as an input or output type.
	As a configuration pin, it is an input pin with internal weak pull-up.
	It is a clock-locking pin in SSPI and CPU configuration modes:
CLKHOLD_N	active high in SSPI mode; and active low in CPU mode. As a
	GPIO, it can be used as an input or output type.
	As a configuration pin, it is an input pin with internal weak pull-up.
SSPI_CS_N	It is a chip selection signal in the SSPI configuration mode, active
	low. As a GPIO, it can be used as an input or output type.
	As a configuration pin, it is an input pin. It is a serial data input pin
SI	in the SSPI configuration mode. As a GPIO, it can be used as an
	input or output type.
	As a configuration pin, it is an output pin. It is a serial data output
so	pin in the SSPI configuration mode. As a GPIO, it can be used as
	an input or output type.

UG290-2.7.4E 24(116)

Pin Name	Functional Description
MCLK	As a configuration pin, it is an output pin. The output clock pin in the MSPI configuration mode is generated from a crystal oscillator in FPGA. The output frequency range and default output frequency of this pin vary from device to device. Please refer to the corresponding device datasheet for further detailed data on the on-chip crystal oscillator. The MCLK frequency values can be modified through the Gowin Software interface ^[1] , as shown in Figure 4-2. Open Gowin Software, select "Project > Configuration > BitStream > sysControl " and select the MCLK frequency from the "Loading Rate (MHz)" pull-down list. As a GPIO, it can be used as an input or output type. Note! [1] The MSPI configuration mode clock frequency has a tolerance of \pm 10%(Arora family) or \pm 5%(LittleBee family).
	Figure 4-2 MCLK Frequency Setting SysControl Global General Voltage Voltage V Synthesize General Place Route Dual-Purpose Pin Unused Pin BitStream General sysControl Feature sysControl Feature sysControl Feature A-2 MCLK Frequency Setting SysControl Feature SysControl OK Cancel Apply
MCS_N	As a configuration pin, it is an output pin. It is a chip selection signal in MSPI configuration mode, active low. As a GPIO, it can be used as an input or output type.
МІ	As a configuration pin, it is an input pin. It is a serial data input pin in MSPI configuration mode. As a GPIO, it can be used as an input or output type.
МО	As a configuration pin, it is an output pin. Serial data output pin in MSPI configuration mode. As a GPIO, it can be used as an input or output type.
FASTRD_N	As a configuration pin, it is an input pin. In the MSPI mode, FASTRD_N is used to select Flash access speed. High indicates regular Flash access mode(command 0x03). Low indicates high-speed Flash access mode; The high-speed flash access command of each manufacturer is different. Please refer to the corresponding Flash manual. As a GPIO, it can be used as an input or output type.
WE_N	As a configuration pin, it is an input pin. Select the data input/output of D[7:0] in CPU mode: Read operation when WE_N is high; write operation when WE_N is low. As a GPIO, it can be used as an input or output type.
D0 ~ D7	In-out pins.

UG290-2.7.4E 25(116)

Pin Name	Functional Description
	Data input/output pins in CPU configuration mode, 8-bit width.
	Determine the input/output of D0 ~ D7 according to WE_N. As a
	GPIO, it can be used as an input or output type.
DIN	As a configuration pin, it is an input pin with internal weak pull-up. It is a serial data input pin in the SERIAL configuration mode. As a
	GPIO, it can be used as an input or output type.
	As a configuration pin, it is an output pin.
DOUT	It is a serial data output pin in the SERIAL configuration mode, which is only used as the input to the latter device when the FPGA is cascading. As a GPIO, it can be used as an input or output type.
SCL	As a configuration pin, it is an input pin. As a GPIO, it can be used as an input type.
SDA	As a configuration pin, it is an in/out pin. As a GPIO, it can be used as an input or output type.

UG290-2.7.4E 26(116)

5 Configuration Mode Overview

5.1 LittleBee Family of FPGA Products

Besides the JTAG configuration mode that is commonly used in the industry, the LittleBee Family of FPGA products also support GOWINSEMI's own configuration mode: GowinCONFIG. GowinCONFIG configuration modes that are available and supported for each device depend on the device model and package. All non-volatile devices support JTAG and AUTO BOOT modes. Up to six configuration modes are supported, as shown in Table 5-1.

UG290-2.7.4E 27(116)

Table 5-1 Configuration Modes

Configuration Modes		MODE[2:0] ^[1]	Description
JTAG		XXX ^[2]	The LittleBee Family of FPGA products are configured via the JTAG interface by an external Host.
	AUTO BOOT	000	FPGA reads data from embedded Flash for configuration
	I ² C ^[6]	100	FPGA products are configured via the I ² C interface by an external Host.
GowinCONFIG	SSPI	001	FPGA products of the LittleBee Family are configured via the SPI interface.
	MSPI	010	As a Master, FPGA reads data from an external Flash (or other devices) via the SPI interface ^{[3].}
	DUAL BOOT ^[4]		FPGA reads data from external Flash first and if the external Flash configuration fails, it reads from the Internal Flash.
	SERIAL ^[5]	101	External Host configures FPGA products of LittleBee Family via the DIN interface.
	CPU ^[5]	111	External Host configures FPGA products of LittleBee Family via DBUS interface.

Note!

- [1] The unbonded mode pins are grounded by default (except for GW1N(R)-2 and GW1N-1P5 devices, please refer to the corresponding pinout manuals).
- [2] The JTAG configuration mode is independent of the MODE value.
- [3] The SPI interfaces of the SSPI and MSPI modes are independent of each other.
- [4] Currently GW1N(R)-4 / GW1N(R)-4B do not support DUAL BOOT.
- [5] The CPU configuration mode and SERIAL configuration mode share SCLK, WE_N, and CLKHOLD_N. The data bus pins for the CPU configuration mode share pins with MSPI and SSPI configuration modes.

Note!

For details about configuration pins, pin reuse, and pin functions and applications, please refer to <u>4 Configuration Pins</u>.

UG290-2.7.4E 28(116)

5.2 Arora Family of FPGA Products

Besides the JTAG configuration mode that is commonly used in the industry, the Arora Family of FPGA products also support GOWINSEMI's own configuration mode: GowinCONFIG. The GowinCONFIG configuration modes that are available and supported for each device depend on the device model and package. The Arora Family of FPGA Products support bitstream encryption and security bit setting, which provides safety for user designs. The Arora Family FPGA products support bitstream decompression; users can compress bitstream to save storage memory.

Table 5-2 lists the configuration modes that are supported by the Arora Family FPGA products.

Configuration Modes		MODE[2:0] ¹	Description	
JTAG		XXX ²	External Host configures the Arora Family of FPGA products via the JTAG interface.	
GowinCONFIG	MSPI	000	As Master, FPGA reads data from external Flash (or other devices) via the SPI interface ^{3.}	
	SSPI	001	External Host configures Arora Family of FPGA products via SPI interface.	
	SERIAL ⁴ 1		External Host configures the Arora Family of FPGA products via the DIN interface.	
	CPU ⁴	111	External Host configures Arora Family of FPGA products via DBUS interface.	

Note!

- [1] The unbonded mode pins are grounded by default.
- [2] The JTAG configuration mode is independent of the MODE value.
- [3] The SPI interfaces of the SSPI and MSPI modes are independent of each other.
- [4] The CPU configuration mode and SERIAL configuration mode share SCLK,
 WE_N, and CLKHOLD_N. The data bus pins for the CPU configuration mode share pins with MSPI and SSPI configuration modes.

Note!

For details about configuration pins, pin reuse, and pin functions and applications, please refer to 4 Configuration Pins.

UG290-2.7.4E 29(116)

6 Configuration Process

After power on, the FPGA goes through a sequence of states including initialization, SRAM configuration, and wake-up. The configuration flow is shown below.

UG290-2.7.4E 30(116)




Figure 6-1 Configuration Flow

UG290-2.7.4E 31(116)

Note!

- READY, DONE, and RECONFIG_N are bidirectional IOs with open drain output and internal weak pull-up (the pull-up current is about 100uA).
- You can control the timing of the device starting to load by forcing the READY pin low.
- You can control the timing of the device waking up by forcing the DONE pin low.
- The RECONFIG_N pin needs to be held high from power-up to full loading of the device

6.1 Power-up Sequence

During the power-on process, the power-on reset (POR) circuit inside the FPGA becomes active. The active POR circuit makes sure the external I/O pins are in a high-impedance state and monitors the VCC/VCCX/VCCIOn input rails. When VCC/VCCX/VCCIOn meets the minimum reset voltage level (Voltage level may vary for different devices, and different devices monitor different power rails.), The POR circuit releases an internal reset signal, allowing the FPGA to begin its initialization process. When READY and DONE are driven low, the FPGA moves to the initialization state, as shown in Figure 6-2.

Figure 6-2 POR Power-up Timing




Table 6-1 lists different power rails monitored by POR circuits of different devices.

Table 6-1 Power Rails Monitored by POR Circuits of Different Devices

Series	Device	Power Rails	
GW1N	GW1N-1 GW1N-4 GW1N-9	VCC/VCCX/VCCIO1/VCCIO3	
	GW1N-1P5 GW1N-2	VCC/VCCX/VCCIO0	
	GW1N-1S	VCC/VCCX/VCCIO0/VCCIO2	
GW1NZ	GW1NZ-1	VCC/VCCX/VCCIO1/VCCIO3	
GW1NR	GW1NR-1 GW1NR-2 GW1NR-4 GW1NR-9	VCC/VCCX/VCCIO1/VCCIO3	
GW1NS	GW1NS-4 GW1NS-4C	VCC/VCCX/VCCIO0/VCCIO1	
GW1NSR	GW1NSR-4	VCC/VCCX/VCCIO0/VCCIO1	

UG290-2.7.4E 32(116)

Series	Device	Power Rails
	GW1NSR-4C	
GW1NSE	GW1NSE-4C	VCC/VCCX/VCCIO0/VCCIO1
GW1NSER	GW1NSER-4C	VCC/VCCX/VCCIO0/VCCIO1
GW1NRF	GW1NRF-4B	VCC/VCCX/VCCIO1/VCCIO3
GW2A	GW2A-18	VCC/VCCX/VCCIO3
	GW2A-55	VCO/VCC/VVCCIO3
GW2AR	GW2AR-18	VCC/VCCX/VCCIO3
GW2AN	GW2AN-9X	VCC/VCCX/VCCIO1/VCCIO5
	GW2AN-18X	VCC/VCCX/VCCIO1/VCCIO5
	GW2AN-55	VCC/VCCX/VCCIO3
GW2ANR	GW2ANR-18	VCC/VCCX/VCCIO3

6.2 Initialization

After the power on reset circuit drives the READY and DONE status pins low, the FPGAs enter the memory initialization immediately. The purpose of the initialization is to clear all the SRAM memory inside the FPGA.

The FPGA remains in the initialization state until all of the following conditions are met:

- The TINITL period has elapsed.
- The RECONFIG N pin is high.
- The READY pin is not driven low by an external driver.
 The READY pin provides two functions during the initialization phase:
- To indicate that the FPGA is currently clearing its configuration SRAM
- To act as an input preventing the FPGA transition from the initialization state to the configuration state when it's driven low by an external driver.

6.3 Configuration

The rising edge of the READY pin causes the FPGA to enter the configuration state. The internal configuration SRAM of FPGA can be configured via multiple modes according to the MODE pin values. During the time the FPGA receives its configuration data, the READY pin can indicate its internal state. When READY is high, configuration proceeds without issue. If READY is low, an error has occurred and the FPGA does not operate.

6.4 Wake-up

When all the configuration data is received correctly, the FPGA enters the wake-up state and sets the internal status bit of DONE to 1. In the wake-up state, the FPGA will perform the following operations in sequence:

1. Enable the Global output enable (GOE) signal, and then the FPGA I/O exits a high-impedance state and takes on its programmed function. The input signals are prevented from performing any action on the FPGA flip-flops by the assertion of the Global Set/Reset (GSR).

UG290-2.7.4E 33(116)

6 Configuration Process 6.5 User Mode

Release the Global Set/Reset (GSR) signal and the Global Write
Disable (GWDISn) signal. Enabling the Global Write Disable
(GWDISn) signal prevents the FPGA from mistakenly overwriting the
initialization data in the internal RAM.

3. Enable the external DONE pin. The external DONE is a bidirectional, open-drain I/O when it's enabled. Keep the FPGA wake-up by externally driving the DONE pin low. When the DONE pin is driven high, the FPGA wake-up phase is complete and enters user mode.

6.5 User Mode

After entering user mode, the FPGA will perform the logic operations you designed immediately. The FPGA will remain in this state until one of the following three events occurs:

- The RECONFIG_N pin is externally driven low.
- A reprogram command is received via one of the configuration ports
- Power is cycled

Once one of the three events above occurs, the FPGA will enter the configuration process again.

UG290-2.7.4E 34(116)

7 Configuration Mode Details

Gowin FPGA products include the SRAM-based high-performance Arora Family of FPGA products and small capacity nonvolatile devices of the LittleBee Family of FPGA products with embedded Flash. Any configuration data that is stored in the SRAM device is lost after it is powered down; as such, it needs to be reconfigured each time it is powered up. The data stored in non-volatile devices with built-in flash is still stored in the chip if the device is powered down, and the device can be automatically reconfigured after powering up via the AUTOBOOT or DUALBOOT configuration options.

Gowin FPGA products have abundant packages. The configuration modes supported by each device are related to the number of configuration pins bonded out: All devices support JTAG configuration, but only non-volatile devices support AUTO BOOT or DUAL BOOT configuration. The mode value for each configuration is different.

7.1 Configuration Notes

GOWINSEMI FPGA products include the LittleBee family and the Arora family. Whether the name of the device contains R does not affect the configuration feature, the main difference is that SDRAM/PSRAM is integrated into all FPGA products that have a serial number that includes the letter R. Except for DUALBOOT configuration features, the GW1NS series of FPGA products have same features as the GW1N series.

Power Up and Configuration Flow

When the power up voltage of VCC, VCCIO, and VCCX reaches the min. value, FPGA begins to start: stable voltage and RECONFIG_N is not pulled down > The internal circuit of FPGA pulls down READY and DONE pins > FPGA initialization > Pulling up READY and sampling MODE value > Reading and checking the configuration data according to the configuration mode > FPGA waking up > DONE pulling up > Entering user mode.

The power supply needs to be stable during FPGA startup. No low levels are allowed on the RECONFIG_N pin during power-up, initialization,

UG290-2.7.4E 35(116)

and configuration of the FPGA. You can choose to leave the RECONFIG_N pin floating or pull up the RECONFIG_N pin externally. From the release of Power-on Reset to just before the wake-up of the device, all GPIOs are high-impedance with internal weak pull-ups.

GOWINSEMI FPGA products write bitstream data to SRAM, on-chip Flash, or off-chip Flash according to the data storage and the instructions. Only the LittleBee Family of FPGA products support operations on on-chip Flash. All products support operations on SRAM and external Flash.

SRAM Operation

The SRAM operations include reading device ID CODE and USER CODE, reading device status register information, and SRAM configuration. The device ID needs to be verified before configuration. Only the device with successful ID verification can be configured. The USER CODE is the identification number for users to distinguish between the devices that share the same ID CODE. The state register of the device records the status information before and after FPGA configuration, and you can use this information to analyze the state of the device accordingly. Please refer to Table 7-12 for the meaning of the status register. During SRAM configuration, only the bitstream data with no security bit setting supports validation. Data with a security bit cannot be read back or verified.

On-chip/Off-chip Flash Operation

The built-in flash operations include erasing, programming, and verification. The built-in flash can only be programmed via the JTAG interface, and the clock rate is no less than 1MHz. Please refer to Table 7-9 for the clock rate.

Note!

During configuring SRAM devices via built-in Flash (AUTOBOOT configuration and DUALBOOT configuration) and programming built-in Flash, the FPGA needs to remain powered up, and the RECONFIG_N cannot be triggered at a low level; otherwise, it may cause irreparable damages to the built-in Flash.

The LittleBee family devices (except the GW1N-4 A version^[1]) support the feature of JTAG^[2] background upgrade. That is to say, you can program the embedded Flash or external Flash via the JTAG interface without affecting the current working state. During programming, the device works according to the previous configuration. After programming, RECONFIG_N is triggered at a low pulse to complete the online upgrade. This feature applies to applications requiring long online time and irregular upgrades.

Note!

- [1] For GW1NS-4C, GW1NSR-4C, and GW1NSER-4C devices, the JTAG background upgrade is not available if the embedded Cortex-M3 is used.
- [2] GW1N-1P5 and GW1N(R)-2 can support the I²C background upgrade by using the goConfig I2C IP. However, it is recommended to use the JTAG interface to implement the background upgrade.

UG290-2.7.4E 36(116)

Dual-purpose Pin Configuration

In different configuration modes, users need to ensure that FPGA works in the selected configuration mode according to the pin functions. If user pins are insufficient, these pins can be configured and used as GPIOs, but pins associated with data transmission need to be kept. MODE [2:0] is used to select the GowinCONFIG programming configuration mode. The configuration mode can be fixed by using pull-up or pull-down resistors. It is recommended to use a 4.7K resistor for pull-up or a 1K resistor for pull-down.


Note!

The RECONFIG_N, READY, and DONE pins are associated with each configuration mode. Whether they are set as GPIO or not, users should ensure that their initial value or pin connection state meets programming and configuration conditions before completing the configuration process.

Recommended Pin Connection

When users are designing a circuit schematic diagram, the recommended connection is shown in Figure 7-1.

Figure 7-1 Recommended Pin Connection



Note!

- You can add a DIP switch to change the MODE value. For some devices where the MODE pins are not all bonded out, the unbonded MODE pins are grounded by default(except for GW1N(R)-2 and GW1N-1P5 devices, please refer to the corresponding pinout manuals).
- The values of READY and DONE signals have no meaningful reference in the JTAG configuration.
- The unbonded RECONFIG_N, READY, and DONE pins have been internally processed, with no influence on the configuration function.

UG290-2.7.4E 37(116)

Timing for Power Cycling and RECONFIG_N Triggering at Low Pulse

Figure 7-2 and Figure 7-3 show the timing for power cycling and RECONFIG_N triggering at low pulse.

Figure 7-2 Power Cycling Timing





Figure 7-3 RECONFIG_N Triggering Timing



Timing parameters of the LittleBee Family of FPGA Products are shown in Table 7-1.

Table 7-1 Timing Parameters for Power Cycling and RECONFIG_N Triggering(LittleBee Family)

Name	Description	Min.	Max.
T _{portready} ¹	Time from POR to the rising edge of READY	50µs	200µs
Trecfglw	RECONFIG_N low pulse width	25ns	-
T _{recfgtrdyn}	Time from RECONFIG_N falling edge to READY low	-	70ns
Treadylw	READY low pulse width	TBD	-
T _{recfgtdonel}	Time from RECONFIG_N falling edge to READY low	-	80ns

Note!

In the case of MODE0=0, the device power-up waiting time is 200 μ s; If MODE0=1, the device power-up waiting time is 50 μ s.

Timing parameters of the Arora Family of FPGA Products are as shown in Table 7-2.

UG290-2.7.4E 38(116)

Table 7-2 Timing Parameters for Power Cycling and RECONFIG_N Triggering(Arora Family)

Name	Description	Min.	Max.
T _{portready}	Time from POR to the rising edge of READY	-	35ms
Trecfglw	RECONFIG_N low pulse width	25ns	-
Trecfgtrdyn	Time from RECONFIG_N falling edge to READY low	-	70ns
T _{readylw}	READY low pulse width	TBD	-
Trecfgtdonel	Time from RECONFIG_N falling edge to READY low	-	80ns

7.2 JTAG Configuration Mode

The JTAG configuration mode of Gowin FPGA products conforms to the IEEE1532 standard and the IEEE1149.1 boundary scan standard.

The JTAG configuration mode writes bitstream data to the SRAM of Gowin FPGA products. All configuration data is lost after the device is powered down. All Gowin FPGA products support the JTAG configuration mode.

7.2.1 JTAG Configuration Mode Pins

The relevant pins for the JTAG configuration mode are shown in Table 7-3.

Table 7-3 Pin Description in JTAG Configuration Mode

Pin Name	I/O	Description
JTAGSEL_N[1]	I, internal weak pull-up	Revert the JTAG pin from a GPIO to a configuration pin. Low active
TCK ^[2]	1	JTAG serial clock input
TMS	I, internal weak pull-up	JTAG serial mode input
TDI	I, internal weak pull-up	JTAG serial data input
TDO	0	JTAG serial data output

Note!

- [1] The JTAGSEL_N works only when the JTAG pin is set as a GPIO and the device starts to work. For the LittleBee Family of FPGA products, when MODE[2: 0]=001, the JTAGSEL_N pin is always a GPIO, in other words, the JTAGSEL_N pin and the four JTAG pins (TCK, TMS, TDI, TDO) can be used as GPIOs simultaneously; however, in this case the JTAGSEL_N pin cannot restore the JTAG pins to configuration IOs, and these pins will be restored as configuration IOs when the FPGA re-enters edit mode.
- [2] TCK needs to connect a 4.7K pull-down resistor on the PCB.

For some devices, if the four pins of JTAG or JTAGSEL_N are multiplexed as GPIOs, a reprogram instruction is required if you want to reconfigure the device. The details are shown in Table 7-4.

UG290-2.7.4E 39(116)

Table 7-4 List of devices for which you need/do not need to send a reprogram instruction.


Series	Device	need to send a reprogram instruction?	
GW1N	GW1N-1, GW1N-1S, GW1N-4, GW1N-4B, GW1N-4D, GW1N-9, GW1N-9C,		
GW1NZ	GW1NZ-1, GW1NZ-1C,		
GW1NR	GW1NR-1, GW1NR-4, GW1NR- 4B, GW1NR-4D, GW1NR-9, GW1NR-9C	VEC	
GW1NRF	GW1NRF-4B	YES	
GW2A	GW2A-18, GW2A-18C, GW2A- 55C, GW2A-55	_	
GW2AR	GW2AR-18, GW2AR-18C		
GW2AN	GW2AN-55C		
GW2ANR	GW2ANR-18C		
GW1N	GW1N-1P5, GW1N-1P5B, GW1N-1P5C, GW1N-2, GW1N- 2B, GW1N-2C		
GW1NS	GW1NS-4, GW1NS-4C		
GW1NR	GW1NR-2, GW1NR-2B, GW1NR-2C	NO	
GW1NSR	GW1NSR-4C, GW1NSR-4		
GW1NSER	GW1NSER-4C		

UG290-2.7.4E 40(116)

7.2.2 Connection Diagram for the JTAG Configuration Mode

The connection diagram in the JTAG configuration mode is shown in Figure 7-4.

Figure 7-4 Connection Diagram for JTAG Configuration Mode



Note!

- If JTAGSEL_N is not bonded out, when debugging the JTAG pin reuse, it is suggested to set the MODE value to non-auto configuration mode (AUTOBOOT, DUALBOOT, or MSPI) before powering up the device to avoid the other bitstream data affecting configuration. After power up and JTAG is configured manually, the device enters User MODE, and the JTAG pin will be used as a GPIO.
- The clock frequency for the JTAG configuration mode is no higher than 40MHz. In addition to using JTAG to configure SRAM, the built-in Flash of Gowin non-volatile FPGA devices (LittleBee Family) and the external SPI Flash of all other FPGA series programming can also be configured through the JTAG pin. The connection for programming the built-in Flash of the non-volatile devices is the same as that of the JTAG mode. Please refer to Figure 7-51 and 9 Boundary Scan for external SPI Flash programming.

In addition, Gowin FPGA products support JTAG daisy chain operation, which connects the FPGA TDO pin to the next FPGA TDI pin. Gowin programming software will identify the connected FPGA devices automatically and configure them in turn. The connection diagram for the daisy chain configuration is shown in Figure 7-5.

UG290-2.7.4E 41(116)

JTAG PORT **FPGA FPGA FPGA** TCK TCK READY RECONFIG_N DONE READY OR RECONFIG_N DONE TMS TMS TMS TDI TDO TDO TDO TDO

Figure 7-5 Connection Diagram of JTAG Daisy-Chain Configuration Mode

Note!

DONE, RECONFIG_N, and READY can be connected or not as appropriate.

7.2.3 JTAG Configuration Timing

See Figure 7-6 for the timing of JTAG mode.

TCK Ttckftco Ttckh Ttchh Ttckh Ttchh Ttckh Ttchh Ttchh

Figure 7-6 JTAG Configuration timing

See Table 7-5 for the description of timing parameters.

Table 7-5 JTAG Configuration Timing Parameters

Name	Description	Min.	Max.
T _{tckftco}	Time from TCK falling edge to output	-	10ns
T _{tckftcx}	Time from SCLK falling edge to high impedance	-	10ns
T _{tckp}	TCK clock period	40ns	-
Ttckh	TCK clock high time	20ns	-
T _{tckl}	TCK clock low time	20ns	-
T _{jps}	JTAG PORT setup time	10ns	-
T _{jph}	JTAG PORT hold time	8ns	-


UG290-2.7.4E 42(116)

7.2.4 JTAG Configuration Process

TAP State Machine

The state machine for the test access port is designed to select an instruction register or a data register to connect it between TDI and TDO. In general, the instruction register is used to select the data register to be scanned. In the state machine diagram, the number on the side of the arrow indicates the logic state of the TMS when the TCK goes high, as shown in Figure 5-7.

Figure 7-7 TAP State Machine



TAP Reset

After TMS keeps high (logic "1") and at least 5 strobes are input (higher and then low) at the TCK terminal, the TAP logic is reset, the TAP state machine in other states is converted into the state of test logic reset, and the JTAG port and the test logic are reset.

Note!

The CPU and peripherals are not reset in this state.

Note

- The data on the TDO is valid from the falling edge of TCK in the Shift_DR or Shift_IR state
- The data is not shifted in the Shift DR or Shift IR state.
- The data is shifted when leaving the Shift_DR or Shift_IR.
- The first to be shifted is the least significant bit (LSB) of the data.
- Once reset, all instructions will be reset or disabled.

Instruction Register and Data Register

In addition to the test logic reset, the state machine can also control two basic operations:

UG290-2.7.4E 43(116)

- Instruction register (IR) scan.
- Data Register (DR) scan.

During the IR scanning operation, in the Shift_IR state, the data or instructions are sent to the IR in the LSB way. The lower data bits are sent first. The instructions will be all sent when the state machine returns to Run-Test-Idle, as shown in Figure 7-8

During the data register scanning operation, the data or instructions are sent to the DR in the Shift_DR state, as shown in Figure 7-9. The data is sent in the LSB way or MSB way depending on specific operations.

Figure 7-8 Instruction Register Access Timing





Figure 7-9 Data Register Access Timing



Note!

- The total length of the instruction register is 8 bits in the GW1N(R) and GW2A(R) series of the FPGA.
- The length of the data register can vary depending on the selected register.

Read ID CODE Instance

ID Code, i.e. JEDEC ID Code, is a basic identification of FPGA products.

The length of the Gowin FPGA ID Code is 32 bits. The ID Codes of the FPGA are listed in the following table.

UG290-2.7.4E 44(116)

Table 7-6 Gowin FPGA ID CODE

Gowin FPGA Device Family ID CODE				
	Device Part	Manufacturer ID		
Device Family	Bits 31-12	Bits 11-0	ID CODE	
	DIIS 31-12	h81B		
GW1N-1	h09002		h0900281B	
GW1N-1S	h09003		h0900381B	
GW1NZ-1	h01006		h0100681B	
GW1N(R/Z)- 2/2B/2C	h01206		h0120681B	
GW1N- 1P5/1P5B/1P5C	h01206		h0120681B	
GW1N(R)-4	h01003	h81B	h0100381B	
GW1N(R)-4B	h11003		h1100381B	
GW1N(R)-4D	h11003		h1100381B	
GW1NS(ER)-4C	h01009		h0100981B	
GW1N(R)-9	h11005		h1100581B	
GW1N(R)-9C	h11004		h1100481B	
GW2A(R)-18/18C	h00000		h0000081B	
GW2A-55/55C	h00002		h0000281B	

The instruction for reading FPGA is 0x11. Take the GW1N-4B ID Code as an example to illustrate the working mode of JTAG, please refer to the following steps:

- 1. TAP reset: TMS is set to high level and at least 5 clock cycles are continuously transmitted.
- 2. Move the state machine from Test-Logic-Reset to Run-Test-Idle.
- 3. Move the state machine to Shift-IR. Send Read ID instruction (0x11) beginning with LSB. When MSB (the last bit) is being sent, move the state machine to Exit1-IR at the same time, i.e., TMS should be high level before sending MSB. Table 7-7 shows the change of TDI and TMS value during sending 0x11 in the eight clock cycles. The timing is shown in Figure 7-11.

Table 7-7 Change of TDI and TMS Value in The Process of Sending Instructions

	TCK 1	TCK 2	TCK 3	TCK 4	TCK 5	TCK 6	TCK 7	TCK 8
TDI value (0x11)	1	0	0	0	1	0	0	0
TMS value	0	0	0	0	0	0	0	1

- 4. Move the state machine, back to Run-Test-Idle after going from Exit1-IR to Update-IR, and then run the state machine at least 3 clock cycles in Run-Test-Idle.
- 5. Move the state machine to Shift-DR, send 32 clock cycles, and set TMS to a high level before the 32nd clock is sent. When the 32 clock

UG290-2.7.4E 45(116)

cycles are completed, jump from Shift-DR to Exit1-DR. During this period, sending 32 clocks can read 32 bits of data, that is, 0x0100381B, as shown in Figure 7-12.

6. Move the state machine back to Run-Test-Idle.

Figure 7-10 State Machine Flowchart of Reading ID Code




Figure 7-11 Instruction-0x11 Access Timing When Reading ID Code





Figure 7-12 Data Register Access Timing When Reading ID Code



UG290-2.7.4E 46(116)

Process of SRAM Configuration

The FPGA SRAM is configured using an external Host to enable the FPGA functions. SRAM is configured via JTAG to avoid the influence of Configuration Mode Pins.

Generate the FS file using Gowin Software. Configure SRAM via JTAG. The process of SRAM configuration using the external Host is as follows, as shown in Figure 7-13.

- 1. Establish a JTAG link and reset TAP.
- 2. Read the device ID CODE and check if it matches.
- 3. Erase the SRAM if it has been configured. Please refer to "SRAM Erasure Process".
- 4. Send the "0x15" instruction of ConfigEnable.
- 5. Send the "0x12" instruction of Address Initialize.
- 6. Send the "0x17" instruction of Transfer Configuration Data.
- 7. Move the state machine to Shift-DR (Data Register). Send Configuration Data from the MSB bit by bit till all the bitstream file content is sent.
- 8. Send the "0x3A" instruction of Config Disable.
- 9. Send the "0x02" instruction of Noop to end the configuration process.
- 10. Please refer to Process of Reading SRAM (The process of reading SRAM) if reading back Configuration Data is required for verification.

UG290-2.7.4E 47(116)




Figure 7-13 SRAM Configuration Flow

Process of Reading SRAM

Warning: SRAM data is not allowed to be read back by default.

UG290-2.7.4E 48(116)

Read the SRAM data from the SRAM area of the FPGA. First, ensure that the security bit is not configured when the data are written to the SRAM. The security bit is used to protect the runtime data and ensure data security. After the safety bit is set, the data received from the SRAM are 1 (high level).

During loading, FPGA performs CRC check on the written data to ensure that the data is written correctly, and whether CRC reports an error can be used as a check mechanism to configure SRAM.

Table 7-8 Count of Address and Length of One Address

Device	Length of One Address (bits/address)	Count of Address
GW1N-1/GW1N-1S/		
GW1NZ-1/GW1NR-1	1216	274
GW1N-1P5/GW1N-2/ GW1NR-2	1216	466
GW1N(R)-4/GW1NS(R)- 4/GW1NS(R)- 4C/GW1NSE(R)- 4C/GW1NRF-4B	2296	494
GW1N(R)-9	2836	712
GW2A(R)-18/GW2ANR- 18	3376	1342
GW2A(R)- 55(ES)/GW2AN-55	5536	2038

The reading process is described in detail below, as shown in Figure 7-14.

- 1. Send the "0x15" instruction of ConfigEnable.
- 2. Send the "0x12" instruction of Address Initialize.
- 3. Send the "0x 03" instruction of SRAM Read.
- 4. Move the state machine to Shift-DR (data register) and send as many clocks as the value of the address length, see Table 7-8. When the last clock is sent, pull up TMS at the same time. The state machine jumps to Exit1-DR, and TDO reads data with the corresponding length. The state machine will return to the Run-Test-Idle state finally.
- 5. Repeat step 4, the address will be automatically accumulated when the data of an address are read each time.
- 6. Send the "0x3A" instruction of Config Disable.
- 7. Send the "0x02" instruction of Noop to end the reading process.

UG290-2.7.4E 49(116)




Figure 7-14 Process of reading SRAM

Process of Erasing SRAM

When reconfiguring SRAM, the existing SRAM needs to be erased. The flow is as follows:

- 1. Send the "0x15" instruction of ConfigEnable.
- 2. Send the "0x05" instruction of SRAM Erase.
- 3. Send the "0x02" instruction of Noop.
- 4. Delay or Run Test 2~10ms.
- 5. Send the "0x09" instruction of SRAM Erase Done.
- 6. Send the "0x3A" instruction of Config Disable.

UG290-2.7.4E 50(116)

7. Send the "0x02" instruction of Noop to end the Erasure process.

Note!

You need to wait enough time for the device to finish erasing after the instructions of EraseSram(0x05) and Noop(0x02) are sent.

- The reference time for GW1N(*)-1 is 1ms.
- The reference time for GW1N(*)-4 is 2ms.
- The reference time for GW1N(*)-9 is 4ms.
- The reference time for GW2A(*)-18 is 6ms.
- The reference time for GW2A(*)-55 is 10ms.

Process of Programming Internal Flash

Programming the internal flash includes normal programming and background programming. Show the programming flows.

UG290-2.7.4E 51(116)

Start Verify ID Code Read Status POR=1 Or VLD=1 POR=0 Erase SRAM Read Status -DoneFinal=1-Or VLD=0 DoneFinal=0 Erase Flash Send Reconfig Instruction(0x3C) And DoneFinal=1 Sleep 10ms Read Status DoneFinal=0 If need to read back to verify data, Please use "Readable-pattern" at the 1st Y-page of the 1st X-page. Program Flash Stop

Figure 7-15 Process of Normal Programming

UG290-2.7.4E 52(116)




Figure 7-16 Process of Background Programming

Erasing Internal Flash

For the embedded Flash memory of the GW1N series, the embedded Flash needs to be erased before each programming task. For data security, the embedded Flash must be erased entirely.

The requirements for JTAG programming frequency are different according to the different processes of the GW1N series of the embedded Flash. Please refer to Table 7-9.

Table 7-9 TCK Frequency Requirements for JTAG

Device	TCK Frequency Range	Process Code
GW1N-1 GW1N-1S	1.4MHz ~ 5MHz	Н
GW1N-2, GW1N-1P5	1.3MHz ~ 30MHz	Т
GW1N(RF)-4B GW1NSER-4C GW1N(R)-9(C) GW1NZ-1	1.3MHz ~ 30MHz	Т
GW2AN-55	0MHz ~ 25MHz	-

UG290-2.7.4E 53(116)

Device	TCK Frequency Range	Process Code
GW2ANR-18	0MHz ~ 40MHz	-

Process of Erasing T-process FPGAs

The following describes the process of erasing the T-process FPGA(GW1NZ-1) in detail, as shown in Figure 7-17.

- 1. Establish a JTAG link and reset the TAP.
- 2. Read the device ID CODE and check if it matches.
- 3. Erase SRAM first if it has been configured.
- 4. The clock (Run-Test) is continuously generated in Run-Test-Idle for 500µs.
- 5. Send the "0x15" instruction of ConfigEnable.
- 6. Send the "0x75" instruction of EFlash Erase.
- 7. Move the state machine in turn: Run-Test-Idle -> Select-DR-Scan-> Capture-DR -> Shift-DR -> Transfer 32 bits-> Exit1-DR -> Update-DR -> Run-Test-Idle.
- 8. The clock (Run-Test) is continuously generated in Run-Test-Idle for 120ms. Please refer to Table 7-9 for the frequency requirements.
- Send the "0x3A" instruction of Config Disable.
- 10. Send the "0x02" instruction of Noop to end the erasure process.
- 11. Send the "0x03" instruction of Reprogram to reconfigure the device and check if it erases successfully.

UG290-2.7.4E 54(116)




Figure 7-17 Process of Erasing T-process FPGAs

Note!

Ignore the shading area operation during Background Programming.

UG290-2.7.4E 55(116)

Process of Erasing H-process FPGAs

Process of Erasing H-process FPGAs:

- 1. Send the "0x15" instruction of ConfigEnable.
- 2. Send the "0x75" instruction of EFlash Erase.
- 3. Move the state machine from Run-Test-Idle to Shift-DR; 32 clocks are generated (TDI signal keeps a low level). Move the state machine to Exit1-DR at the 32nd clock, and then return to Run-Test-Idle going from Update-DR.
- 4. Repeat the steps above, 65 times in all.
- 5. The clock (Run-Test) is continuously generated in Run-Test-Idle for 120ms. Please refer to Table 7-9 for the frequency requirements.
- 6. Send the "0x3A" instruction of Config Disable.
- 7. Send the "0x03" instruction of Reprogram to check if the erasing is successful.
- 8. Send the "0x02" instruction of Noop to end the erasure process.

UG290-2.7.4E 56(116)




Figure 7-18 Erase Flow for H-process FPGAs

Process of Programming Internal Flash

The internal Flash uses 256Bytes as an X-page. Each X-page is divided into 64 Y-pages, and each Y-page contains 4Bytes.

The first Y-page of the first X-page is used to identify whether the Flash has the capability of Autoboot or Readback, as shown in Table 7-10. When the Readable-pattern is written to the first Y-page, the Flash data can be read; when the Autoboot-pattern is written to the first Y-page, the device automatically loads the Flash data into the SRAM in the autoboot

UG290-2.7.4E 57(116)

mode; The Flash can only be read after the Readable-pattern is written. It cannot be read in any other cases. Devices with the feature of background programming just need to use the Autoboot-pattern.

Autoboot-pattern data must be inserted in the header of the bitstream file in the case of no requirements of reading back data. If an X-page is less than 256Bytes, you can use 0xFF or 0x00 to complement it.

The requirements for JTAG programming frequency are different according to the different processes of the embedded Flash in the GW1N series. Please refer to Process of Erasing SRAM > Table 7-9 TCK Frequency Requirements for JTAG.

Table 7-10 Readback-pattern / Autoboot-pattern

Device	Readable-pattern(4 Bytes)	Autoboot-pattern(4 Bytes)
H process devices	0x07,0x07,0x30,0x40	0x47,0x57,0x31,0x4E
T process devices	0xF7,0xF7,0x3F,0x4F	0x47,0x37,0x31,0x4E

The process of programming internal Flash is shown in:

- 1. Check whether the ID Code matches.
- 2. Erase the embedded Flash.
- Verify if the erasure is successful by reading the Status register to check if the device has been restored to the initial state of the die; the background programming devices and the GW1NS series of devices cannot be checked by reading the Status register.
- 4. Send the "0x15" instruction of ConfigEnable.
- 5. Write one X-page at a time until the programming is completed.
- 6. Send the "0x3A" instruction of Config Disable.
- 7. Send a Reprogram instruction (0x3C) to load the Flash data into the SRAM.
- 8. Read the Status Code/User Code to check if the loading is successful.

UG290-2.7.4E 58(116)




Figure 7-19 Process of Programming Internal Flash

Process of Programming an X-page

The process of programming an X-page is shown in Figure 7-20.

- 1. Send the "0x15" instruction of ConfigEnable.
- 2. Send the "0x71" instruction of EF-Program.
- 3. Enter into Shift-DR and send address data1.
- 4. Write an X-page data.

One X-page has 256 bytes in all. Program 4 Bytes and program 64 times for one Y-page. The Y-page data is written in the LSB way. Refer


UG290-2.7.4E 59(116)

- to Figure 7-20.
- 5. After one X-page is written in, GW1N-1(S) needs to perform Run-Test for 2400μs. GW1N(Z)-2/4/6/9 needs to perform Run-Test for 6μs. No extra clock is required for the other series of devices.
- 6. This X-page programming ends.

Note!

The address data format is 32 bits altogether, and the lower 6 bits are reserved. For example, when the address is b'00010011 (0x13), the written-in address is $000000000000000000010011\underline{000000}$. The address data is written in the LSB way. Jump out of Shift-DR at the last bit.

Figure 7-20 Process of Programming an X-page



Process of Programming a Y-page

Y-page programming is the smallest unit in the programming process. 4 Bytes are written each time in the LSB way, as shown in Figure 7-21.

Different series of devices all need to perform Run-Test to wait for writing all Bytes, and the JTAG clock needs to meet minimum frequency requirements. Refer to Table 7-9.

After one Y-page is written in each time, GW1N(Z)-2/4/6/9 needs to perform Run-Test for 13-15 µs; GW1N-2(C) needs to perform Run-Test for


UG290-2.7.4E 60(116)

30-35 µs. No extra clock is required for the other series of devices.

Note!

If you want to read data from Configuration Data, high 4 Bytes will be taken. If you want to write data into Shift-DR, LSB will begin to write.

Figure 7-21 Y-page Programming



Process of Reading Internal Flash

This section introduces the process of reading the internal Flash. There is no rate requirement for the TCK of JTAG, as shown in Figure 7-22.

Reading the internal Flash can be regarded as the reverse process of programming Flash. But firstly, you should make sure that the written-in Readable-pattern has taken effect. For GW1N, the Reprogram(0x3C) and Noop(0x02) can be sent in turn after the Readable-pattern is written-in to make the internal Flash Readable.


Process Description:

- Check ID Code. (optional).
- 2. Send the "0x15" instruction of ConfigEnable.
- Send EF-Read instruction 0x73.
- 4. Send read Flash start address 0x0. The method is the same as writing an X-address in Process of Programming Internal Flash.

UG290-2.7.4E 61(116)

- 5. 64 Y-page is an X-page.
- 6. After reading one X-page, need not send the address again. The address will be recursed automatically.
- 7. After reading, send the "0x3A" instruction of ConfigDisable to end the process.

Figure 7-22 Process of Reading Internal Flash




Process of Reading a Page (Y-page) Flash

Reading a Y-page is similar to writing a Y-page, but there is no waiting time for writing in Flash. As shown in Figure 7-23.

The lowest bit in the data is outputted first.

UG290-2.7.4E 62(116)

Figure 7-23 Process of Reading a Y-page




UG290-2.7.4E 63(116)

Background Programming

The device sometimes needs to upgrade the data file and program the Flash without affecting current functions. And it can maintain the I/O state when adding a new data stream file. The following is the flow of GW1N-4 that upgrades the internal Flash data using the Background Programming.

Figure 7-24 GW1N-4 Background Programming Flow



The Transfer JTAG Instruction Sample & Extest Flow Chart is shown in Figure 7-25.

UG290-2.7.4E 64(116)




Figure 7-25 Transfer JTAG Instruction Sample & Extest Flow Chart

Note!

① Jump directly from Update-IR to Select-DR-Scan.

Programming External Flash or Embedded SPI-Flash

Gowin FPGAs support loading bitstream files from the external Flash. You can program the external Flash via the JTAG interface directly.

Note!

The GW2AN-55 has an embedded SPI Flash, which is programmed in the same way as the GW2A-18 and GW2A-55. The four external pins(MCLK, MCS_N, MI, and MO) of the GW2AN-55 must be left floating.

UG290-2.7.4E 65(116)


FPGA Flash TDI **MCLK** CLK **TCK** MCS_N CS_N JTAG PORT **DOUT TMS** MΙ DIN **TDO** MO 4.7K

Figure 7-26 Connection Diagram of Programming External Flash via JTAG Interface (GW2A(R)-18/GW2A-55/LittleBee Family)

Note!

The figure above shows the minimum system diagram of programming external Flash via the JTAG interface.

Figure 7-27 Connection Diagram of Programming Embedded SPI Flash via JTAG Interface (GW2AN-55)



Note!

The figure above shows the minimum system diagram of programming embedded SPI Flash via the JTAG interface. The four external pins for MSPI mode must be left floating.

Programming External Flash via JTAG-SPI

In this mode, the external Flash can be programmed via the JTAG interface.

The principle of this mode is to convert the JTAG protocol to the SPI protocol in the form of signal transfer. In this mode, you can program the


UG290-2.7.4E 66(116)

SPI Flash by emulating the Master SPI timings via the JTAG interface.

Note!

- After sending 0x16, the FPGA transfers the JTAG signal to the MSPI pins to configure the SPI Flash. This transferring function will be disabled when the JTAG is reset.
- When reading back data from the SPI Flash, the data of the first clock cycle is invalid. For example, when reading back the Flash ID code, after sending the 0x9F instruction, an additional clock is needed before reading back 3 bytes of data.
- The JTAG needs to emulate the SPI timings in the SHIFT-DR state.

Figure 7-28 Process of Programming SPI Flash



The process of erasing the SPI Flash is shown in Figure 7-29.

UG290-2.7.4E 67(116)




Figure 7-29 Process of Erasing SPI Flash


The process of erasing the SPI Flash:

- 1. JTAG reset.
- 2. JTAG transfers program SPI instruction 0x16 (LSB).
- 3. JTAG signals(TCK, TMS, TDI, and TDO) connect to MCLK, CS, MOSI, and MISO respectively.
- 4. Pull CS low and make MOSI write instruction 0x06 with JTAG.
- 5. Pull CS high with JTAG.
- 6. Pull CS low and make MOSI write instruction 0xC7 with JTAG.
- 7. Pull CS high with JTAG.
- 8. Check if SPI is busy.
- 9. End of erasure.

UG290-2.7.4E 68(116)

The process of programming a page of the SPI Flash is shown in Figure 7-30. The SPI Flash is programmed on a page-by-page basis in a loop.

Figure 7-30 Process of Programming a Page of the SPI Flash



The process of programming a page of the SPI Flash:


- 1. JTAG reset.
- 2. JTAG transfers program SPI instruction 0x16 (LSB).
- 3. JTAG signals(TCK, TMS, TDI, and TDO) connect to MCLK, CS, MOSI, and MISO respectively.
- 4. Pull CS low and make MOSI write instruction 0x06 with JTAG.

UG290-2.7.4E 69(116)

- 5. Pull CS high with JTAG.
- 6. Pull CS low and make MOSI write instruction 0x02, 3-byte address, and 256-byte fs data with JTAG.
- 7. Pull CS high with JTAG.
- 8. Check if SPI is busy.
- 9. Pull CS low and make MOSI write instruction 0x04 with JTAG.
- 10. Pull CS high with JTAG.
- 11. End of programming a page.

The process of reading back SPI Flash and verifying the data stream file is shown in Figure 7-31.

Figure 7-31 Process of Reading Back SPI Flash and Verifying the Data Stream File



The process of reading back SPI Flash and verifying the data stream file:

- 1. JTAG reset.
- 2. JTAG transfers program SPI instruction 0x16 (LSB).
- 3. JTAG signals(TCK, TMS, TDI, and TDO) connect to MCLK, CS, MOSI, and MISO respectively.

UG290-2.7.4E 70(116)

- Pull CS low and make MOSI write instruction 0x03 and 3-byte data with JTAG.
- Make MCLK send a clock with JTAG.
- 6. JTAG reads back the data, 1 byte at a time.
- Compare the read back data with the written data stream file. if the two data are the same, continue to compare the next byte until the last byte; if not, jump out of the loop.
- 8. Pull CS high with JTAG.
- 9. End of reading back and verifying the data.

Figure 7-32 Timing diagram of Sending 0x06 by Emulating SPI with JTAG(GW2A)





Figure 7-33 Timing diagram of Sending 0x06 by Emulating SPI with JTAG(GW1N)



- Run-Test/Idle
- 2 Select-DR-Scan 3 Capture-DR
- 4 Shift-DR 5 Exit1-DR
- 6 Pause-DR 7 Exit2-DR

Programming SPI Flash in JTAG Boundary Scan Mode

The principle of this mode is changing the state of the pins connected to SPI by using the Boundary Scan method to implement SSPI timing, and then to program the internal Flash.

The length of the Boundary Scan Chain used in this mode is 8 bits. Every two-bit combination corresponds to the pin state, as shown in Table 7-11. One SCLK drive is completed every two times of sending the Boundary Scan Chain.

UG290-2.7.4E 71(116)


Table 7-11 Pin State

Pins Name of SPI Flash	SCLK		CS		DI		DO	
Bscan Chain[7:0]	7	6	5	4	3	2	1	0
(ctrl & data)	0		0		0		1	

Note!

- ctrl:0 means output, and 1 means input.
- data:0 means low, and 1 means high.

Figure 7-34 Process of Using Boundary Scan Mode To Program SPI Flash



UG290-2.7.4E 72(116)

Read Status Register 0x41

The status register can be used to determine if wakeup initialization and bitstream download or loading were successful or not.

The 32-bit Status Register read instruction is 0x41 and the read timing is the same as the Read ID Code timing.

The Status Register fields are shown in Table 7-12 to Table 7-14.

Table 7-12 Status Register Definition(I)

Device Status Register[31:0]	GW1N(R)-(1/4B/4C/4D)/GW1NRF-4B	
0	CRC Error Flag(Active High)	
1	Bad Command Error Flag(Active High)	
2	Verify ID CODE Failed Flag(Active High)	
3	Timeout Error Flag(Active High)	
4	0	
5	Memory Erase	
6	Preamble	
7	Edit Mode	
8	program SPI directly	
9	0	
10	Non-jtag active	
11	bypass state	
12 ^[1]	Gowin VLD(1: Normal, 0: Error)	
13	Done Final(1: Loading Successful, 0: Loading Failed)	
14	Security Final(1: Security Enabled, 0: Security Disabled)	
15	Ready Status Flag(Active High)	
16	POR Success Flag(Active High)	
17-31	0	

Note!

UG290-2.7.4E 73(116)

^[1] Gowin VLD is associated with the embedded Flash.

Table 7-13 Status Register Definition(II)

Device Status Register[31:0]	GW1N(R)-(1P5/2/6/9/9C)/GW1NS-4(4C)/ GW1NSR-4(4C)/GW1NSE- 4C/GW1NSER-4C/GW1NZ-(1/2)	
0	CRC Error Flag(Active High)	
1	Bad Command Error Flag(Active High)	
2	Verify ID CODE Failed Flag(Active High)	
3	Timeout Error Flag(Active High)	
4	0	
5	Memory Erase	
6	Preamble	
7	Edit Mode	
8	program SPI directly	
9	AutoBoot State	
10	Non-jtag active	
11	bypass state	
12 ^[1]	Gowin VLD(1: Normal, 0: Error)	
13	Done Final(1: Loading Successful, 0: Loading Failed)	
14	Security Final(1: Security Enabled, 0: Security Disabled)	
15	Ready Status Flag(Active High)	
16	POR Success Flag(Active High)	
17	Flash Lock	
18-31	0	

Note!

 $^{[1]}$ Gowin VLD is associated with the embedded Flash.

Table 7-14 Status Register Definition(III)

Device Status Register[31:0]	GW2A(NR)-18/18C/55/55C
0	CRC Error Flag(Active High)

UG290-2.7.4E 74(116)

Device Status Register[31:0]	GW2A(NR)-18/18C/55/55C		
1	Bad Command Error Flag(Active High)		
2	Verify ID CODE Failed Flag(Active High)		
3	Timeout Error Flag(Active High)		
4	0		
5	Memory Erase		
6	Preamble		
7	Edit Mode		
8	program SPI directly		
9	0		
10	Non-jtag active		
11	bypass state		
12	0		
13	Done Final(1: Loading Successful, 0: Loading Failed)		
14	Security Final(1: Security Enabled, 0: Security Disabled)		
15	Encryption Format(1: Encryption Enabled, 0: Encryption Disabled)		
16	Encryption Key Match(1: Correct Key, 0: Wrong Key)		
17-31	0		

GW1N FPGA Family Device Programming

Status Register Bit-15 READY only returns 0x0 if something goes wrong during programming. E.g., CRC Error, Bad-command, IDCODE mismatch, etc.

If Status Register Bit-15 READY returns 0x0, check Status Register Bits[3:0] to determine the cause of the Download Error.

Status Register Bit-13 DONE should NOT be used standalone to check if the download was successful. DONE MUST always be checked in conjunction with READY (see above).

GW1N FPGA Family Devices Status Register Return Values

0x0001B020 (Security bit NOT set) means the FPGA has been successfully configured (this is not recommended for production, as download data can be read from SRAM).

UG290-2.7.4E 75(116)

0x0001F020 (Security bit set) also means the FPGA has been successfully configured.

I.e. Successful Download status register return value:

- Bit-16 POR Status = 0x1
- Bit-15 Ready Status = 0x1
- Bit-14 Security Status = 0x1 or 0x0 (see above)
- Bit-13 DONE Final Status = 0x1
- Bit-12 VLD = 0x1

GW2A FPGA Family Device Programming

When Programming GW2A devices, the following bits are only used during the programming sequence, and once programmed these bits are automatically cleared. I.e. the final status return value for these two bits will always be 0x0.

- Bit-15 Encryption Format
- Bit-16 Encryption Key Match

In addition, the GOWIN VLD status bit is only applicable to devices that have embedded Flash. Therefore, GW2A Bit-12 will also return 0x0.

GW2A FPGA Family Devices Status Register Return Values

0x02020 (Security bit NOT set) means the FPGA has been successfully configured (this is not recommended for production, as download data can be read from SRAM)

0x06020 (Security bit set) means the FPGA has been successfully configured.

I.e. Successful Download status register return value:

- Bit-16 = 0x0
- Bit-15 = 0x0
- Bit-14 Security Status = 0x1 or 0x0 (see above)
- Bit-13 DONE Final Status = 0x1
- Bit-12 = 0x0

For more information on the Status Register, please refer to <u>TN711</u>, <u>GOWIN FPGA Status Register Codes</u>.

Read Code 0x13

The user code is 32 bits, the read instruction is 0x13 and the timing is the same as that of Read ID Code.

The user code adopts the checksum value in the FS file by default. It can be redefined using Gowin Designer.

Reload 0x3C


This instruction is used to read the bitstream files from Flash and write to SRAM.

Send the instructions of Reprogram (0x3C) and Noop (0x02) to reload the device via JTAG. You can also reload the device by triggering the Reconfig_N pin.

UG290-2.7.4E 76(116)

Connection Diagram of Daisy-Chain

Figure 7-35 Connection Diagram of Daisy-Chain



Routine File

For the routine file, please contact GOWINSEMI technical support or the local office.

7.3 AUTO BOOT Configuration Mode (Supported by LittleBee Family Only)

The AUTO BOOT mode is a configuration mode for the instant-on feature of the non-volatile LittleBee family FPGAs. The Arora Family FPGAs do not support AUTO BOOT mode. In AUTO BOOT mode, FPGA reads bitstream data from the built-in Flash automatically after it is powered on, with no connection to an external configuration interface.

In the AUTO BOOT mode, the bitstream data needs to be written to the built-in Flash via the JTAG port first (refer to Figure 7-4 Connection Diagram for JTAG Configuration Mode), and then set the MODE value to "000", the chip will automatically read the bitstream data to complete configuration when powered up again or RECONFIG_N triggered at a low-level pulse. When the MODE value is set to "000", the FPGA will automatically configure the SRAM to complete AUTO BOOT after the built-in Flash is programmed using Gowin programmer. The momentary connection feature of the built-in Flash saves download time and improves productivity.

GW1N(R)-9 and GW1NS series support two retries of AUTO BOOT configuration, i.e. the devices can be automatically reconfigured if the first configuration fails after power up. The other devices of LittleBee only support one-time AUTO BOOT configuration. The factors that can lead to a failed configuration include ID validation error, CRC check error, and instruction error.

UG290-2.7.4E 77(116)

Note!

The embedded Flash can only store one bitstream file. The retry address configuration could not be changed

7.4 SSPI Configuration Mode

In SSPI (Slave SPI) mode, FPGA is a slave device and is configured via SPI by an external Host.

7.4.1 SSPI Mode Pins

The SSPI configuration pins are shown in Table 7-15.

Table 7-15 SSPI Mode Pins


Pin Name	I/O	Description
RECONFIG_N	I, Internal weak pull- up	Low level pulse: Start GowinCONFIG
READY	I/O	High level: FPGA can be programmed and configured. Low level: Programming configuration for FPGA is prohibited.
DONE	I/O	High-level pulse: Successfully programmed and configured. Low-level pulse: Programming and configuration uncompleted or failed.
MODE[2:0]	I, Internal weak pull- up	Configuration mode selection, READY rising edge sampling
SCLK	I	Input clock
CLKHOLD_N	I, Internal weak pull- up	Active high
SO	0	FPGA outputs data to the Host
SI	1	Input data to FPGA from Host
SSPI_CS_N	I, Internal weak pull- up	SSPI Chip selection signal, active low.

UG290-2.7.4E 78(116)

7.4.2 SSPI Configuration Timing

See Figure 7-36 for the SSPI timing.

Figure 7-36 SSPI Configuration Timing



See Table 7-16 for the SSPI configuration timing parameters.

Table 7-16 SSPI Configuration Timing Parameters

Name	Description	Min.	Max.
T _{sclkp}	SCLK clock period	15ns	-
T _{sclkh}	SCLK clock high time	7.5ns	-
T _{sclkl}	SCLK clock low time	7.5ns	-
T _{sspis}	SSPI PORT setup time	2ns	-
T _{sspih}	SSPI PORT hold time	0ns	-
T _{sclkftco}	Time from SCLK falling edge to output	-	10ns
T _{sclkftcx}	Time from SCLK falling edge to high impedance	-	10ns
T _{csnhw}	CSN high time	25ns	-
Treadytcsl	Time from READY rising edge to CSN low	10µs	
Treadytsclk	Time from READY rising edge to first SCLK edge	10µs	-

Other than the power requirements, the following conditions need to be met to use the SSPI configuration mode:

- SSPI port enable RECONFIG_N is not set as a GPIO during the first configuration after power-up or the previous programming.
- Initiate new configuration
 Power up again or trigger RECONFIG N at one low pulse.

7.4.3 Configuration Instruction

In Slave SPI mode, you can program FPGA SRAM or read ID information on ID CODE\USER CODE\STATUS CODE through SSPI. External memory can also be programmed (Such as SPI Flash).

The SSPI instruction of FPGA is generally composed of 1-4 bytes, including at least 1 instruction class byte and multiple redundant

UG290-2.7.4E 79(116)

information bytes. If there is no specified information byte, the redundant information byte can be any number (0x00 is used in the following table).

Table 7-17 Configuration Instruction


Name	Complete Instruction (Instruction Byte + Redundant Information Byte)
Read ID Code	0x11000000
Read User Code	0x13000000
Read Status Code	0x41000000
Reconfig/Reprogram	0x3C00
Write Enable	0x1500
Write Disable	0x3A00
Write Data	0x3B
Program SPI Flash	0x1600
Init Address	0x1200
Erase SRAM	0x0500

Read ID Code

The length of the FPGA ID Code is 32 bits. The instruction to read ID is four bytes, that is 0x11000000. Before sending instructions, keep CS at a high level and generate multiple clocks (more than two) to let the FPGA get the CS state.

After CS is pulled down, the instruction of 0x11000000 is written in the MSB way and after this, 32 clocks are generated continuously. At this time, the ID CODE data will be successively shifted out of DO in the form of MSB.

Figure 7-37 Read ID Code Timing




The operation of reading Status Code / User Code is similar to the operation of reading ID Code, just replace the corresponding instructions.

Write Enable (0x1500)

Before configuring SRAM (writing features), enter programming mode using the "Write Enable (0x15)" instruction to receive the "Write Data (0x3B)" instructions.

UG290-2.7.4E 80(116)

Figure 7-38 Write Enable (0x15) Timing




Note!

At the CS high level, more than two clocks should be given to SCLK to drive FPGA to identify the CS signal. This rule also applies to other instructions.

Write Disable (0x3A00)

After finishing sending data, exit programming mode using Write Disable. After exiting, the device can be awakened to enter the working state.

Figure 7-39 Write Disable(0x3A00) Timing



The timing of 0x1500 and 0x3A is basically the same. Instructions start at the CS low level and the CS is pulled up after the instruction transmission is completed. Instructions following this timing are as follows: 0x3C00 (Reconfig / Reprogram), 0x1500(Write Enable), 0x3A000 (Write Disable), 0x1600(Program SPI Flash), 0x1200(Init Address), 0x0500(Erase SRAM).

In addition, SSPI is driven by an external clock, so if CS is at high before and after these instructions, more than two clocks are needed to enable FPGA to collect the state of CS.


UG290-2.7.4E 81(116)

Write Data (0x3B)

The fs file is sent directly to the FPGA device using the "Write Data (0x3B)" instruction.


Note that CS keeps a low level in the process of data writing.

Figure 7-40 Write Data (0x3B) Timing



UG290-2.7.4E 82(116)


7.4.4 The Flow Chart of Configuring SRAM via SSPI



7.4.5 Connection Diagram for SSPI Configuration Mode

The connection diagram for configuring Gowin FPGA products via SSPI is shown in Figure 7-41.

Figure 7-41 SSPI Configuration Mode Connection Diagram




UG290-2.7.4E 83(116)

Note!

The figure above shows the minimum system diagram for the SSPI configuration. The value of the SSPI MODE is "001". The connection of the other fixed pins is shown in Figure 7-1.

In addition to SRAM, SSPI can be used to program the SPI Flash. The MODE value of the Flash programming is the same as the MODE value of SSPI configuration mode. Configuration data can be written to SRAM or Flash using Gowin programmer. The connection diagrams for programming an external Flash and internal Flash via SSPI are shown in Figure 7-42 and Figure 7-43.


Figure 7-42 Connection Diagram of Programming External Flash via SSPI(GW2A-18/55,GW1N(R)-9)



Note!

- All Arora family devices support programming external Flash via SSPI.
- For the LittleBee family devices, currently only GW1N(R)-9 supports programming external Flash via SSPI.

Figure 7-43 Connection Diagram of Programming Internal Flash via SSPI (GW2AN-55)



Note!

The GW2AN-55 has an embedded SPI Flash, which is programmed in the same way as the GW2A-18 and GW2A-55. The four external pins(MCLK, MCS_N, MI, and MO) of the GW2AN-55 must be left floating.

Please refer to Figure 7-44 for the flow of programming SPI Flash via SSPI. First, send the "Program SPI Flash" (0x1600) instruction to the FPGA via SSPI. After this, the FPGA can transfer SSPI to the Flash, and the SSPI on the Host side can directly access the Flash. Then, it can be programmed according to the Flash timing.

UG290-2.7.4E 84(116)

Note that when reading data from Flash, the data read back is delayed by one Bit. For example, when SSPI reads Flash's ID Code, it needs to send an extra Clock to get the last bit.

Check ID Code

N

Transfer Program_SPIFlash Instruction
(0x1600)

Erase SPI Flash

Program SPI Flash

verify

Ν

end

Figure 7-44 The Flow Chart of Programming Flash via SSPI

The process of erasing the SPI Flash is shown in Figure 7-45:

Same as FS file?

read spi flash

UG290-2.7.4E 85(116)




Figure 7-45 The Flow Chart of Erasing SPI Flash

The process of erasing the SPI Flash:

- 1. Start.
- 2. Host MSPI transfers the program spi instruction 0x1600 (MSB).
- 3. Device-SSPI signals(SCLK, CS, SI, and SO) connect to MCLK, CS, MOSI, and MISO respectively inside the FPGA.
- 4. Pull CS low and make MOSI write instruction 0x06 with Host MSPI.
- 5. Pull CS high with Host MSPI.
- 6. Pull CS low and make MOSI write instruction 0xC7 with Host MSPI.
- 7. Pull CS high with Host MSPI.
- 8. Check if the SPI is busy.
- 9. End of erasure.

The process of programming a page of the SPI Flash is shown in Figure 7-46. The SPI Flash is programmed on a page-by-page basis in a loop.

UG290-2.7.4E 86(116)




Figure 7-46 The Flow Chart of Programming a Page of the SPI Flash

The process of programming a page of the SPI Flash:


- 1. Start.
- 2. Host MSPI transfers the program spi instruction 0x1600 (MSB).
- 3. Device-SSPI signals(SCLK, CS, SI, and SO) connect to MCLK, CS, MOSI, and MISO respectively inside the FPGA.
- 4. Pull CS low and make MOSI write instruction 0x06 with Host MSPI.
- 5. Pull CS high with Host MSPI.
- 6. Pull CS low and make MOSI write instruction 0x02, 3-byte address, and 256-byte fs data with Host MSPI.
- 7. Pull CS high with Host MSPI.
- 8. Check if the SPI is busy.
- 9. Pull CS low and make MOSI write instruction 0x04 with Host MSPI.

UG290-2.7.4E 87(116)

- 10. Pull CS high with Host MSPI.
- 11. End of programming a page.

The process of reading back SPI Flash and verifying the data stream file is shown in Figure 7-47:

Figure 7-47 The Flow Chart of Reading Back SPI Flash and Verifying the Data Stream File



The process of reading back SPI Flash and verifying the data stream file:

- 1. Start.
- 2. Host MSPI transfers the program spi instruction 0x1600 (MSB).
- 3. Device-SSPI signals(SCLK, CS, SI, and SO) connect to MCLK, CS, MOSI, and MISO respectively inside the FPGA.
- 4. Pull CS low and make MOSI write instruction 0x03 and 3-byte data with Host MSPI.
- Make MCLK send a clock with Host MSPI.
- 6. Host MSPI reads back the data, 1 byte at a time.

UG290-2.7.4E 88(116)

- 7. Compare the read back data with the written data stream file. if the two data are the same, continue to compare the next byte until the last byte; if not, jump out of the loop.
- 8. Pull CS high with Host MSPI.
- 9. End of reading back and verifying the data.

7.4.6 Multiple FPGA Connection View in SSPI Mode

Figure 7-48 Multiple FPGA Connection Diagram 1





Figure 7-49 Multiple FPGA Connection Diagram 2



UG290-2.7.4E 89(116)

7.5 MSPI Configuration Mode

In MSPI (Master SPI) mode, the FPGA as the Master reads bitstream data from external Flash memory via its SPI port to configure the FPGA's internal SRAM.

MSPI Mode FPGA Configuration:

- Set the MODE pin configuration values to MSPI mode.
- 2. To prompt the FPGA to automatically load the bitstream from external Flash either
 - Power Cycle the FPGA
 - Or pulse RECONFIG N low.

MSPI Mode External Flash Update:

The external Flash memory can also be re-programmed via the FPGA using JTAG. This feature enables the FPGA to support bitstream background updates and is often referred to as infield or remote update. Once the FPGA has been configured, users can remotely write new configuration data to the external Flash via the FPGA. Once Flash programming completes the new bitstream can be automatically loaded by triggering RECONFIG N or power-cycling the FPGA.

UG290-2.7.4E 90(116)

7.5.1 MSPI Mode Pins

The configuration of the MSPI mode is shown in Table 6-15.

Table 7-18 Pin Description in MSPI Configuration Mode

Pin Name	I/O	Description
RECONFIG_N	I, Internal weak pull-up	Low level pulse: Start Gowin CONFIG
READY	I/O	In non-JTAG configuration mode, 1'b1: The device can be programmed and configured. 1'b0: Programming configuration is prohibited
DONE	I/O	1'b1: Successfully programmed and configured. 1'b0: Programming and configuration incomplete.
MODE[2:0]	I, Internal weak pull-up	MODE select (sampled on the rising edge of READY)
MCLK	0	SPI output clock
MCS_N	0	SPI chip select, active low
МО	0	SPI output data to Slave
MI	I	SPI Input Data from Slave
FASTRD_N	I	Sampled on the rising edge of READY 1'b1: Read SPI mode (SPI instruction:0x03) 1'b0: Fast Read SPI mode (SPI instruction:0x0B)

Note!


- The MSPI configuration mode clock frequency has a tolerance of ±10%(Arora family) or ±5%(LittleBee family).
- The MSPI configuration mode clock frequency should not be greater than 66.6MHz.
- When the clock frequency is greater than 30MHz and less than 66.6MHz, you need
 to use the high-speed access mode of the Flash and externally pull down the
 FASTRD_N pin. After pulling down the FASTRD_N pin, the clock frequency needs to
 be greater than 5MHz.
- Leave the FASTRD_N pin floating if the clock frequency is less than 30MHz.

UG290-2.7.4E 91(116)

7.5.2 Connection Diagram for MSPI Configuration Mode

The MSPI external Flash interface is shown in Figure 7-50.

Figure 7-50 Connection Diagram for MSPI Configuration Mode




Note!

The figure above shows the minimum system diagram for the MSPI MODE. The value of the MSPI MODE is "010" (GW1N(R)) and "000" (GW2A(R)). The other fixed pins are shown in Figure 6-1. The FASTRD_N pin can remain floating in MSPI mode if the clock frequency is less than 30 MHz.

External Flash programming via the FPGA using JTAG is shown in Figure 7-51. The connection diagram for programming external Flash via the SSPI interface is shown in Figure 7-42.

Figure 7-51 Connection Diagram of JTAG Programming External Flash



Note!

The figure above shows the minimum system diagram of programming external Flash via JTAG. The connection for the other fixed pins is shown in Figure 7-1.

UG290-2.7.4E 92(116)

7.5.3 MSPI Mode Configuration Attempts

Gowin FPGAs usually support just one automatic MSPI configuration attempt following power-up.

The GW1N(R)-9, GW2A(R)-18, and GW1NS series products are improved: If the MSPI configuration fails following power-up, the device above will automatically attempt to reconfigure.

- The GW2A(R)-18 series FPGAs support a total of two configuration attempts.
- GW1N (R)-9 and GW1NS FPGA support a total of three configuration attempts.
- Factors that can lead to a failed configuration include an invalid device ID, CRC failure, or a false instruction.

The user can specify an alternative SPI Flash start address for the next retry attempt when a bitstream configuration fails. This feature reduces the risk of a configuration failure and can also be used to load a fallback or golden image if a configuration failure occurs.

Note!

 If there is an ID Code error or a bitstream header instruction error, it will not boot from the specified SPI Flash address.

The alternative SPI Flash start address is specified using the GOWIN EDA tool Bitstream option when running Design Place & Route (see Multiboot for more details).

7.5.4 MULTI BOOT

MULTIBOOT refers to the FPGA reading bitstream data from different addresses in the external Flash memory. MULTIBOOT is supported by all FPGA devices that support MSPI mode.

The default Flash start address following FPGA power-up is 0x0000 and this address is always used to load the initial bitstream.

The Gowin Programmer software supports the ability to write multiple bitstreams to external Flash at different start addresses without erasing the Flash contents.

When generating a bitstream using the GOWIN EDA tools, the user can specify the SPI Flash start address of the next bitstream to be loaded. I.e the current bitstream header includes a jump address to the next bitstream location in the Flash memory.

At power-on, the FPGA will automatically attempt to boot from Flash Addr 0x0000.

If this first boot attempt fails and the FPGA device supports more than one configuration attempt, then the next boot attempt will use the bitstream image specified by the SPI Flash Jump Address provided in the current bitstream header. If the next boot attempt also fails, then this process is repeated until the total number of configuration attempts supported by the FPGA device is exhausted.

Once the FPGA is powered up, the RECONFIG_N input can also be pulsed-low to prompt the jump to the next bitstream, where the SPI Flash Jump Address is again provided in the current bitstream header. Note,

UG290-2.7.4E 93(116)

there is no limit placed on the number of RECONFIG_N events.

Using MULTI BOOT with Failsafe Golden Images

To support remote 'infield' bitstream updates, Multiboot can include a failsafe Golden Image. We recommend this Golden (fallback) Image is always stored as the last bitstream in external Flash. In the example below, if Working Images 0x0 or 0x1 are corrupted, we can pulse RECONFIG_N low to load the next bitstream, using the SPI Flash Address in the current image header as a jump address. This Jump Address could either be the start address of the next Working Image in Flash, or the start address of the Golden (fallback) Image in Flash.

Additionally, if all Working images are erased, then the FPGA will continue reading Flash Addresses until the Golden Image is reached.

In the unlikely event all the Flash images are corrupted, the SPI Flash will need to be reprogrammed via the JTAG/SSPI interface.

Flash

Working Image 0x0

SPI Flash Address = 0x1

SPI Flash Address = 0x2

SPI Flash Address = 0x2

SPI Flash Address = 0x0

Figure 7-52 Example of Bitstream Image Distribution in Flash Memory

For example, **Working Image 0x0** resides at the default 0x0000 power-on address.

Working Image 0x0 includes a SPI Flash Jump Address to Working Image 0x1.

Working Image 0x1 includes a SPI Flash Jump Address to Golden Image 0x2.

Following Power-On, **Working Image 0x0** will automatically be loaded from 0x0000.

If the 1st **Working Image 0x0** load fails and the FPGA supports more than one configuration load attempt, the FPGA will then try to load the next **Working Image 0x1**.

If the 2nd **Working Image 0x1** load fails and the FPGA supports more than two configuration load attempts, the FPGA will then try to load

UG290-2.7.4E 94(116)

Golden Image 0x2.

If the 1st **Working Image 0x0** load fails and the FPGA does not support more than one configuration load attempt, RECONFIG_N can be pulsed-low to load the next **Working Image 0x1**.

If the 2nd **Working Image 0x1** load fails and the FPGA does not support more than two configuration load attempts, RECONFIG_N can be pulsed-low to load **Golden Image 0x2**.


SPI Flash Start Address

When generating a bitstream using the GOWIN EDA tools, the user can specify the SPI Flash start address of the next bitstream to be loaded.

Using the GOWIN EDA software, open the "Bitstream" option dialog box.

Input the start address for the next Bitstream in the text box following "SPI Flash Address", as shown in Figure 7-53.

Figure 7-53 Input the Start address for the Next Bitstream



SPI Flash Programming

The Gowin Programmer software supports the ability to write multiple bitstreams to external Flash at different start addresses without erasing the Flash contents.

 Using GOWIN Programmer Software, select "External Flash Mode", then enter the Bitstream start address in Flash as shown in Figure 7-54.

UG290-2.7.4E 95(116)




Figure 7-54 Set the Programming Address for the External Flash

2. Click "Save" to complete the setting of the Bitstream start address and programming address.

Note!

- The Flash start address is reset at power-up.
- When saving multiple images to Flash, you need to calculate the size of the bitstream data to ensure the next start address does not overwrite the previous bitstream data.
- The lower 12 bits of the SPI Flash start address are reserved so only address bits ADDR [23:12] can be configured by the user.

SPI Flash Programming Multiple FPGA

Gowin supports configuring multiple FPGAs using a single Flash memory. The 1st FPGA is connected directly to the SPI Flash using MSPI mode, while the downstream FPGA devices are configured using SERIAL mode. The Multi FPGA SPI Flash connection diagram is shown in Figure 7-55.

Notes!

- For devices that need to forward data, the Wake Up Mode value should be set to 1.
 Wake Up Mode is usually used in a daisy-chain environment, such as when using an external Flash to configure multiple FPGAs. For more information on Wake Up Mode, please refer to <u>SUG100</u>, <u>Gowin Software User Guide</u>.
- Before configuring, set the MODE value of the 1st FPGA to be MSPI and the mode value of the downstream FPGAs to be SERIAL.
- Gowin FPGA products do not support the configuration of one FPGA using multiple Flash devices.

UG290-2.7.4E 96(116)





Figure 7-55 Connection Diagram for Configuring Multiple FPGAs via Single Flash

7.5.5 MSPI Configuration Timing

MSPI Download Timing is shown in Figure 7-56.



UG290-2.7.4E 97(116)

Figure 7-16 shows the timing parameters.

Table 7-19 MSPI Configuration Timing Parameters

Name	Description	Min.	Max.
T _{mclkp}	MCLK clock period	15ns	-
T _{mclkh}	MCLK clock high time	7.5ns	-
T _{mclkl}	MCLK clock low time	7.5ns	-
T _{mspis}	MSPI PORT setup time	5ns	-
T _{mspih}	MSPI PORT hold time	1ns	-
T _{mclkftco}	Time from MCLK falling edge to output	-	10ns
Treadytmcsl	Time from READY rising edge to MCS_N low	100ns	200ns
T _{readytmclk}	Time from READY rising edge to first MCLK edge	2.8µs	4.4µs

Other than the power requirements, the following conditions need to be met to use the MSPI configuration mode:


MSPI port enable

RECONFIG_N is not set as a GPIO during the first configuration after power-up or the previous programming.

Initiate new configuration

Power cycle (i.e. power up again) or trigger the RECONFIG_N pin with a low level pulse.

Figure 7-57 Multiple FPGA Connection Diagram in MSPI Configuration Mode



UG290-2.7.4E 98(116)

7.6 DUAL BOOT Configuration Mode (Supported by LittleBee Family Only)

The DUAL BOOT mode is a configuration mode supported by the nonvolatile LittleBee Family of FPGA products. In DUAL BOOT mode, FPGA first reads bitstream data from external Flash to complete configuration.


Note!

In DUAL BOOT mode, when the external Flash is empty or non-existent, FPGA will try to read data from the built-in Flash.

The specific MODE value needs to be selected for the DUAL BOOT MODE. No external connection is required for the built-in Flash. The connection diagram for reading from external Flash is the same as that of the MSPI mode. Please refer to Figure 7-50. In Dual BOOT mode, users can select where to save the configuration data required.

The Dual Boot mode configuration flow is shown in Figure 7-58.

Figure 7-58 Dual Boot Flow Chart



Note!

When the MODE value is set to "110", the FPGA first attempts to configure from the external Flash.

GW1N(R)-9 and GW1NS series products support four times configuration in all DUAL BOOT modes.

- Start from the preferred storage path and attempt three times; if all attempts fail, start from the other storage path. The embedded Flash can only be started at the "0" address.
- When the MODE value is "110", different startup addresses can be selected for the three attempts to start from external Flash. The startup address needs to be written to the bitstream through Gowin Software in advance. If the configuration fails three times, the devices attempt to start from the built-in Flash.

UG290-2.7.4E 99(116)

 The GW1NS series of FPGA products support multiple restarts after failures, but the start address cannot be modified.

Note!

The lower 12 bits of an SPI Flash startup address are invalid and the address space of ADDR [23:12] can be set by users.

GW1N (R)-4 devices do not currently support automatic DUALBOOT configuration. Gowin provides users with a DUAL BOOT configuration solution for these two devices. Please refer to <u>TN101-1.0</u>, <u>GW1N-4 FPGA Download DUAL BOOT Program</u> for more details.

7.7 CPU Configuration Mode

In CPU mode, the Host configures Gowin FPGA products through the 8-bit data bus interface. CPU mode pins are shown in Table 7-20.


Table 7-20 CPU Mode Pins

Pin Name	I/O	Description
RECONFIG_N	I, internal weak pull- up	Low level pulse: Start GowinCONFIG
READY	I/O	High-level pulse: The device can be programmed and configured. Low level: Programming configuration for the device is prohibited
DONE	I/O	High-level: Successfully programmed and configured. Low-level: Programming and configuration uncompleted or failed.
MODE[2:0]	I, internal weak pull- up	Configuration mode selection, READY rising edge sampling
SCLK	1	Input clock
CLKHOLD_N	I, internal weak pull- up	Chip select signal in CPU mode, active low. This signal MUST be low to configure the FPGA in CPU mode.
WE_N	I	Read-write enable 0: Write 1: Read
D[7:0]	I/O	Data I/O port: Used as input pin in CPU mode, and used as output pin after configuration for verification

UG290-2.7.4E 100(116)

The connection diagram for the CPU mode is shown in Figure 7-59.

Figure 7-59 Connection Diagram for CPU Mode



Note!

The figure above shows the minimum system diagram of the CPU MODE. The MODE value is set to "111". The connections for the other fixed pins are shown in Figure 7-1.

Other than the power requirements, the following conditions need to be met to use the CPU configuration mode:


- CPU port enable RECONFIG_N is not set as a GPIO during the first configuration after power-up or the previous programming.
- Initiate new configuration
 Power cycle (i.e. power up again) or trigger the RECONFIG_N pin with a low level pulse.

7.7.1 Configuration Timing

Before configuration, make sure that MODE[2: 0]=111, and DONE will be pulled up after configuration. If DONE or READY is pulled down, the configuration fails.

In the configuration process, data bus D[7:0] is the MSB mode, and the FPGA reads the data at the SCLK falling edge.

Figure 7-60 CPU Mode Configuration Diagram



UG290-2.7.4E 101(116)




Figure 7-61 CPU Mode Configuration Timing

Table 7-21 CPU Configuration Timing Parameters

Name	Description	Min.	Max.	Units
Tcpu_clk	CPU input clock period	40	_	ns
Tcpu_csnsu	CLKHOLD_N(CSn) setup time to SCLK falling	8	_	ns
Tcpu_csnhd	CLKHOLD_N(CSn) hold time from SCLK falling	0	_	ns
Tcpu_wensu	WE_N setup time to SCLK falling	8	_	ns
Tcpu_wenhd	WE_N hold time from SCLK falling	0	_	ns
Tcpu_dsu	Write data input setup time to SCLK falling	10	_	ns
Tcpu_dhd	Write data input hold time from SCLK falling	0	_	ns
Tcpu_dvld	SCLK falling to read data output valid	_	10	ns
Tcpu_clkh	CPU input clock high duration	(clock cycle) *45%	(clock cycle) *55%	_

UG290-2.7.4E 102(116)

7.8 SERIAL Configuration Mode


In SERIAL mode, the Host configures Gowin FPGA products via serial interface. SERIAL is one of the configuration modes that use the least number of pins. The SERIAL mode can only write bitstream data to FPGA and cannot read back data from FPGA devices; as such, the SERIAL mode cannot read information on the ID CODE and USER CODE, and status register. A definition of the pins employed in the SERIAL mode is provided in Table 7-22.

Table 7-22 Pin Definition in SERIAL Configuration Mode

Pin Name	I/O	Description
RECONFIG_N	I, internal weak pull- up	Low level pulse: Start GowinCONFIG
READY	I/O	High-level pulse: The device can be programmed and configured. Low level: Programming configuration for the device is prohibited
DONE	I/O	High-level: Successfully programmed and configured. Low-level: Programming and configuration uncompleted or failed.
MODE[2:0]	I, internal weak pull- up	Configuration mode selection, READY rising edge sampling
SCLK	1	Input clock
DIN	I, internal weak pull- up	Input data
DOUT	0	Output data, only used in SERIAL configuration mode when FPGA cascading.

The connection diagram for the SERIAL mode is shown in Figure 7-62.

Figure 7-62 Connection Diagram for SERIAL Mode



Note!

The figure above shows the minimum system diagram of the SERIAL MODE. The MODE value is set to "101". The connection for the other fixed pins is shown in Figure 7-1.

SERIAL Configuration Timing

See Figure 7-63 for the timing of SERIAL mode.

UG290-2.7.4E 103(116)




Figure 7-63 SERIAL Configuration Timing

Table 7-23 shows the timing parameters.

Table 7-23 SERIAL Configuration Timing Parameters

Name	Description	Min.	Max.
T _{sclkp}	SCLK clock period	15ns	-
T _{serials}	SERIAL PORT setup time	2ns	-
T _{serialh} SERIAL PORT hold time 0ns -		-	
Treadytsclk	Time from READY rising edge to first SCLK edge	TBD	-

Other than the power requirements, the following conditions need to be met to use the SERIAL configuration mode:

- SERIAL port enable RECONFIG_N is not set as a GPIO during the first configuration after power-up or the previous programming.
- Initiate new configuration
 Power cycle (i.e. power up again) or trigger the RECONFIG_N pin with a low level pulse.

7.9 I²C Configuration Mode

Note!

- Autoboot is automatically enabled in I²C mode. In I²C mode, following power-on the LittleBee devices will attempt to read data from the internal Flash first. The I²C SDA line MUST be held inactive (externally pulled-up) during Autoboot, otherwise, the device may not be configured correctly. Also, it is recommended to externally pull up the SCL line at the same time. Note that this note also applies to C version devices of which the SDA and SCL pins have internal weak pull-ups.
- The internal Flash of the C version GW1N-2 and the C version GW1N-1P5 cannot be programmed via dedicated I²C, but it can be programmed using the goConfig I2C IP

In I²C Mode, Gowin FPGA products are configured by the Host via the I²C interface. I²C Mode is one of the configuration modes that use the least number of pins. In the I²C mode, you can only write bitstream data to the FPGA and cannot read back data from the FPGA. Therefore, the I²C mode does not support reading the ID CODE, USER CODE, status register, or reading back and verifying the data. A definition of the pins employed in the I²C mode is provided in Table 7-24.

UG290-2.7.4E 104(116)

Pin Name	I/O	Description
RECONFIG_N	I, internal weak pull- up	Low level pulse: Start GowinCONFIG
READY	I/O	High-level pulse: The device can be programmed and configured. Low level: Programming configuration for the device is prohibited
DONE	I/O	High-level: Successfully programmed and configured. Low-level: Programming and configuration uncompleted or failed.
MODE[2:0]	I, internal weak pull- up	Configuration mode selection, READY rising edge sampling
SCL	[[1]	Input clock
SDA	I/O ^[1]	Input data or output ACK


Table 7-24 Pin Definition in I²C Configuration Mode

Note!

[1] The SCL pin and SDA pin of the C version devices have an internal weak pull-up, but adding a pull-up resistor is still our strongly recommended option.

The connection diagram for the I²C mode is shown in Figure 7-64.


Figure 7-64 Connection Diagram for I²C Mode



Note!

The figure above shows the minimum system diagram of the I²C MODE. The MODE value is set to "100". The connection for the other fixed pins is shown in Figure 7-1.

Figure 7-65 I²C Mode Timing



I²C is a serial transmission bus, which transmits data according to the protocol shown in the figure above. Under normal status, both SDA and SCL are at a high level.


UG290-2.7.4E 105(116)

Parameter	Description		
S	Startup condition	A HIGH to LOW transition on the SDA line while SCL is HIGH.	
Р	Stop condition	SDA jumps from low to high while SCL is HIGH.	
ADDRESS	Address frame	A unique 7-bit or 10-bit sequence for each slave device that identifies the slave device when the master device is about to communicate with it.	
R/W	Read/Write bit	Determines whether the master sends data to the slave (0) or reads data from the slave (1).	
ACK	ACK/NACK bit	Each frame in the message is followed by an ACK/NACK bit, and Gowin FPGA returns 0 if correct.	
DATA	Data	A data has 8 bits, and the most significant bit is sent first.	

Table 7-25 I²C Configuration Timing Parameters

All DATA on the I2C bus is transmitted in 8-bit bytes. Each byte sent by the transmitter, it releases the DATA line during the clock pulse 9, and the receiver sends back a response signal. The response signal is a valid response bit (ACK bit) if it is low, indicating that the receiver has successfully received the byte. The response signal is a non-acknowledgment bit (NACK) if it is high, which generally indicates that the receiver did not succeed in receiving the byte. The requirement for the ACK feedback is that the receiver pulls the SDA line low during the low level prior to the 9th clock pulse and ensures a stable low level during the high level of the clock. If the receiver is the master, after it receives the last byte, it sends a NACK signal to notify the controlled sender to end the data transmission and releases the SDA line for the master receiver to send a stop signal.

Each bit of data transmitted on the I2C bus has a corresponding clock pulse (or synchronous control), that is, each bit of data is transmitted serially on the SDA bit by bit based on the SCL serial clock. During data transfer, the level on the SDA must remain stable, with the low level being data 0 and the high level being data 1, while the SCL is high. The level on the SDA is allowed to change state only while the SCL is low. Logic 0 has a low voltage level and Logic 1 has a high voltage level, as shown in the figure below.



The list of I²C mode supported by Gowin FPGA devices is shown in the table below.

UG290-2.7.4E 106(116)

Table 7-26 Frequencies and addresses of I²C configuration mode

Mode	Device	Frequency	Address
SRAM	GW1N-2 (IDCode:0x0120681B)	100Khz~1.33Mhz	7'b1010_000

Note!

To operate the Flash via I2C, you need to use the goConfig I2C IP.


Other than the power requirements, the following conditions need to be met to use the I²C configuration mode:

- I²C port enable RECONFIG_N is not set as a GPIO during the first configuration after power-up or the previous programming.
- Initiate new configuration
 Power cycle (i.e. power up again) or trigger the RECONFIG_N pin with a low level pulse.

7.9.1 Process of Configuring SRAM of GW1N-2

The data stream file format for configuring SRAM is FS (.fs) or Binary (.bin). Regardless of the file format, the data is sent byte by byte in the MSB way.

Figure 7-66 Process of Configuring SRAM of GW1N-2



UG290-2.7.4E 107(116)

8 Safety Precautions

Security is a key factor for users to design FPGA. Combined with GOWINSEMI device features, Gowin programmer offers a series of safety precautions, which provides a perfect security mechanism for users' bitstream data.

Safety precautions consist of three stages:

- Before configuration, Gowin Programmer checks the validity of the bitstream.
- During configuration, the Gowin FPGA verifies the accuracy of the transmission data in real-time.
- After configuration, the Gowin FPGA enters the working state, masking any readback requests.

The details of the three stages are as follows:

Before Configuration

Gowin programmer can be used to configure Gowin FPGA by following the steps outlined below.

- 1. Connect the device that needs to be configured.
- 2. Start Gowin programmer to start scanning, and the connected FPGA devices can be identified automatically.
- 3. Select the bitstream and the configuration mode to configure the device.

During the process outlined above, Gowin Programmer will read the connected device ID first, and then compare this with the bitstream ID that users selected. The configuration can only proceed when the two IDs are identical, or the bitstream selected by users will be regarded as illegal data, resulting in configuration failure.

Note!

GOWINSEMI products have specific IDs that distinguish them from the other series of products. The bitstream generated by Gowin Software contains an ID verification directive, as such, users only need to select the specific device when creating a new project.

UG290-2.7.4E 108(116)

During Configuration

The device reads and verifies the bit stream ID first, and configuration starts if verification passes. To prevent bitstream modifications or possible transmission errors, GOWINSEMI devices adopt CRC to ensure bitstream is written in correctly. The specific process is outlined below.

Following each address segment of the bitstream generated by Gowin Software, a CRC code is added. GOWINSEMI devices generate a CRC code in the process of receiving data and compare them with the check codes received. If a CRC error is detected, any data transmitted following this error will be ignored. The "DONE" indicator will not light up after configuration, and the CRC error message will be displayed on the Gowin programmer interface.

After Configuration

After configuration, the device bitstream will be loaded to the SRAM or the on-chip Flash according to the configuration mode selected. (On-chip Flash is supported by the LittleBee Family of FPGA products only.)

- If the data is loaded to the SRAM, Gowin Software sets the security bit automatically in the process of bitstream generation, and no user can read SRAMs.
- If the data is loaded to the on-chip Flash, the Flash will be configured as the AUTO BOOT mode when its programming is complete. Any reading requests will be prohibited.

The AUTO BOOT mode of the LittleBee Family of FPGA products does not require external connections, so this greatly reduces the risk of data interception and provides the user with higher security. DUAL BOOT provides a selection for users with the option to write the configuration data to off-chip Flash as required.

Note!

GOWINSEMI takes no responsibility for the security of the external Flash.

UG290-2.7.4E 109(116)


9 Boundary Scan

The boundary scan operation is an extension of the JTAG configuration mode. The scanning chains contain long chains and short chains. The long chain is mainly combined with the BSDL file for device testing. The short chain is mainly used to erase and read and write the external Flash on the FPGA chain.

To perform a boundary scan, follow the steps outlined below:

- 1. Connect the FPGA development board to the PC and then power up.
- 2. Open Gowin Programmer and scan the connected devices.
- 3. Double-click in the "Operation" field and select "External Flash Mode" and the related bscan operation, as shown in Figure 9-1.

Figure 9-1 Boundary Scan Operation Schematic Diagram



UG290-2.7.4E 110(116)

The boundary scan operation can only be performed on the external Flash of FPGA and cannot be used to program the embedded Flash or SRAM. This operation is irrelevant to the FPGA MODE value, but it is slower than that of the external Flash programming via JTAG.

UG290-2.7.4E 111(116)

$10_{ m SPI}$ Flash Selection

The external SPI Flash device operation commands supported by Gowin FPGA products are shown in Table 10-1.

Table 10-1 SPI Flash Commands

Operation	Command
Read	0x03
Fast_Read	0x0B
Page Program	0x02
Sector Erase	0x20
Chip Erase	0xC7
Read Status Code	0x05
Read JEDEC ID	0x9F
Write Enable	0x06
Write Disable	0x04

Note!

- At least one of the Flash read commands supported by the Gowin FPGA must be 0x03 or 0x0B. Use the Read command if the clock frequency is no higher than 30 MHz. Use the Fast_Read command if the clock frequency is higher than 30 MHz. Fast read requires the FASTRD_N pin to be pulled down, and the clock frequency shall not be higher than 66.6MHz.
- Read(0x03) and Fast_Read(0x0B) are the only commands supported when the
 device is in MSPI mode; the other commands are used to program the Flash with
 Programmer.
- By default, the SPI Flash needs to work in Standard SPI protocol.
- Flash products from Winbond, GigaDevice, and ISSI(such as ISSI's SPI-Flash
 "IS25LP064A-JBLE") are mainly used in our tests. If Flash products from other
 companies are used, there may be exceptions due to timing differences, even if the
 above command requirements are met.

UG290-2.7.4E 112(116)

Appendix A Pin Status Information

Table A-1 Pin Status Information for LittleBee Family 1K, 4K, and 9K Devices at Each Stage




Table A-2 Pin Status Information for LittleBee Family 1P5K and 2K Devices at Each Stage




Table A-3 Pin Status Information for Arora Family 18K and 55K Devices at Each Stage

