# Rockchip EtherCAT IgH Developer Document

ID: RK-YH-YF-A18

Release Version: V1.0.2

Release Date: 2024-08-31

Security Level: □Top-Secret □Secret □Internal ■Public

#### DISCLAIMER

THIS DOCUMENT IS PROVIDED "AS IS". ROCKCHIP ELECTRONICS CO., LTD. ("ROCKCHIP") DOES NOT PROVIDE ANY WARRANTY OF ANY KIND, EXPRESSED, IMPLIED OR OTHERWISE, WITH RESPECT TO THE ACCURACY, RELIABILITY, COMPLETENESS, MERCHANTABILITY, FITNESS FOR ANY PARTICULAR PURPOSE OR NON-INFRINGEMENT OF ANY REPRESENTATION, INFORMATION AND CONTENT IN THIS DOCUMENT. THIS DOCUMENT IS FOR REFERENCE ONLY. THIS DOCUMENT MAY BE UPDATED OR CHANGED WITHOUT ANY NOTICE AT ANY TIME DUE TO THE UPGRADES OF THE PRODUCT OR ANY OTHER REASONS.

#### **Trademark Statement**

"Rockchip", "瑞芯微", "瑞芯" shall be Rockchip's registered trademarks and owned by Rockchip. All the other trademarks or registered trademarks mentioned in this document shall be owned by their respective owners.

#### All rights reserved. ©2024. Rockchip Electronics Co., Ltd.

Beyond the scope of fair use, neither any entity nor individual shall extract, copy, or distribute this document in any form in whole or in part without the written approval of Rockchip.

Rockchip Electronics Co., Ltd.

No.18 Building, A District, No.89, software Boulevard Fuzhou, Fujian, PRC

Website: <u>www.rock-chips.com</u>

Customer service Tel: +86-4007-700-590

Customer service Fax: +86-591-83951833

Customer service e-Mail: fae@rock-chips.com

### **Product Version**

SoC	Kernel Version
RK3588	Linux5.10
RK3576	Linux6.1
RK3568	Linux5.10 / Linux4.19
RK3506	Linux6.1

### **Intended Audience**

This document (this guide) is mainly intended for:

Technical support engineers

Software development engineers

## **Revision History**

Version	Author	Date	Change Description
V1.0.0	Zack.Huang	2024-03-11	Initial version
V1.0.1	Zack.Huang	2024-07-16	Added RK3506 performance data, modified software environment description
V1.0.2	Zack.Huang	2024-08-31	Added RK3506 kernel configuration

#### **Contents**

#### Rockchip EtherCAT IgH Developer Document

- 1. Overview
- 2. Introduction to EtherCAT IgH Software Environment
  - 2.1 Kernel
  - 2.2 User Space
  - 2.3 Driver
  - 2.4 EtherCAT IgH Application
- 3. EtherCAT IgH Software Compilation and Deployment
  - 3.1 Kernel
    - 3.1.1 Step One: Add Preempt-RT Patch
    - 3.1.2 Step Two: Enable Corresponding Kernel Configuration
      - 3.1.2.1 5.10 Kernel (Taking RK3568 as an Example)
      - 3.1.2.2 6.1 Kernel (Take RK3576 as an Example)
      - 3.1.2.3 6.1 Kernel (RK3506)
    - 3.1.3 Step Three: Compile the Real-Time Kernel
  - 3.2 User Space
  - 3.3 Driver
  - 3.4 EtherCAT IgH Application
- 4. EtherCAT IgH Tools Introduction
- 5. EtherCAT IgH Application Development Reference
- 6. Performance
  - 6.1 Test Method
  - 6.2 Test Data

# 1. Overview

IgH EtherCAT is an open-source EtherCAT master station designed to run on Linux systems. The IgH EtherCAT master communicates with EtherCAT slave devices by constructing a Linux character device, allowing applications to access the EtherCAT master module through the character device.

The IgH EtherCAT development package includes EtherCAT tools, which provide various commands that can be executed at the Linux application level. These commands enable direct access to and configuration of slave devices, such as setting slave addresses, displaying bus configurations, displaying PDO data, and reading and writing SDO parameters.




Figure 2.1: Master Architecture

For more details, please refer to the official website of IgH: <u>IgH EtherCAT Documentation</u>

# 2. Introduction to EtherCAT IgH Software Environment

EtherCAT is generally divided into four parts: kernel, driver, user-space, and EtherCAT application.

We will provide pre-compiled bin files:

	Is Pre- compiled	Included Files	Function
Driver	Y	phylink.ko, pcs- xpcs.ko, ec_master.ko, ec_stmmac.ko	Provide a real-time driver environment
User-Space	Y	ethercat, libethercat.so	ethercat is the debugging tool for EtherCAT IgH, libethercat.so provides the calling interface for user-level applications
EtherCAT Application	N	libmadht1505ba1.so, rk_test, etc.	Upper-layer applications

### 2.1 Kernel

EtherCAT IgH requires high real-time performance, and Preempt-RT is a Linux kernel optimized for real-time performance. Compared to the standard Linux kernel, Preempt-RT has the following advantages:

- 1. **Real-time performance:** Preempt-RT offers more reliable and precise real-time performance. It employs real-time scheduling strategies and mechanisms that allow tasks to be executed according to strict time requirements, making it suitable for applications that require high predictability and low latency, such as industrial automation and robotic control.
- 2. **Hard real-time capability:** Preempt-RT has hard real-time capabilities, meaning it can ensure that tasks are completed within a specified time frame without interference from other tasks or interrupts. This is crucial for applications that require strict time constraints, such as aerospace and medical equipment.
- 3. **Task scheduling:** Preempt-RT uses more efficient and optimized task scheduling algorithms, such as priority-based real-time scheduling algorithms, to ensure that high-priority tasks are responded to and completed in a timely manner without being affected by low-priority tasks.
- 4. **Interrupt handling:** Preempt-RT has been optimized for interrupt handling, resulting in shorter interrupt response times and faster reaction to external events.
- 5. **Kernel timers:** Preempt-RT provides more accurate and configurable kernel timers, enabling microsecond-level timing precision suitable for applications with extremely high time requirements.
- 6. **Real-time extensions:** Preempt-RT offers real-time extension mechanisms that allow users to easily customize and extend the kernel to meet the requirements of specific applications.

In summary, Preempt-RT excels in real-time performance, reliability, and precision compared to the standard Linux kernel and is widely used in applications with high real-time performance requirements. Rockchip provides the Preempt-RT patch that comes with the SDK.

# 2.2 User Space

The user space primarily consists of two files, ethercat and libethercat.so. One is the EtherCAT IgH debugging tool, and the other is the EtherCAT IgH dynamic library, which provides an interface for the user level. About the user space, please refer the IgH source code from <a href="https://gitlab.com/etherlab.org/ethercat/-/tree/master?ref\_type="heads">https://gitlab.com/etherlab.org/ethercat/-/tree/master?ref\_type=</a> heads, and after compilation, it generates the ethercat binary file, libethercat.so, and some examples, etc. The user space components can also use pre-compiled EtherCAT IgH binary files and libethercat.so.

User Space	Function	Storage Path
libethercat.so	Implementation of the EtherCAT standard, providing an interface to applications	SDK/external/rk_ethercat_release/ethercat_igh/lib/
ethercat	Ethercat is the EtherCAT IgH debugging tool	SDK/external/rk_ethercat_release/ethercat_igh/bin/

## 2.3 Driver

The driver primarily consists of ec\_master.ko and several kernel modules optimized by RK.

Driver	<b>Detailed Function</b>	Storage Path
ec_master.ko	ec_master.ko is a Linux kernel module that supports the functionality of EtherCAT Master. This module is responsible for managing communication on the EtherCAT bus, implementing data exchange and synchronization between the master and slave stations.	SDK/external/rk_ethercat_release/driver
ec_stmmac.ko	stmmac is a real-time optimized network driver for the underlying network interface by RK.	SDK/external/rk_ethercat_release/driver
pcs-xpcs.ko	Used to support the functionality of EtherCAT network cards.	SDK/external/rk_ethercat_release/driver
phylink.ko	Used for managing communication between the physical layer and link layer of network interfaces, as well as settings and status management related to the physical medium.	SDK/external/rk_ethercat_release/driver

# 2.4 EtherCAT IgH Application

The EtherCAT IgH application needs to be implemented based on the actual servo drives used, and This part is not universal. The reference example provided by RK uses the following supporting components:

Component	Name
Master	RK3588/RK3576/RK3568 Development Boards
Slave Driver	Panasonic MADHT1505BA1
Servo Motor	Panasonic MDMS012S1U
Connection	Power and Encoder Cables

# 3. EtherCAT IgH Software Compilation and Deployment

#### 3.1 Kernel

## 3.1.1 Step One: Add Preempt-RT Patch

Choose the Preempt-RT kernel solution and add the patch according to the reference document:

SDK/docs/Patches/Real-Time-Performance/README.md

It is important to note that: The released driver in SDK/external/rk\_ethercat\_release is strongly related to the kernel header files. Please ensure that the kernel commit matches the description in SDK/external/rk ethercat release/driver/redmine before adding the Preempt-RT patch.

### 3.1.2 Step Two: Enable Corresponding Kernel Configuration

#### 3.1.2.1 5.10 Kernel (Taking RK3568 as an Example)

```
# Modify kernel configuration to compile stmmac driver as a module
--- a/arch/arm64/configs/rockchip_linux_defconfig
+++ b/arch/arm64/configs/rockchip_linux_defconfig
@@ -202,7 +202,7 @@ CONFIG R8168=y
# CONFIG NET VENDOR SILAN is not set
# CONFIG NET VENDOR SIS is not set
 # CONFIG_NET_VENDOR_SMSC is not set
-CONFIG STMMAC ETH=y
+CONFIG STMMAC ETH=m
# CONFIG NET VENDOR SUN is not set
# CONFIG NET VENDOR SYNOPSYS is not set
 # CONFIG NET VENDOR TEHUTI is not set
# Disable another network port in dts
--- a/arch/arm64/boot/dts/rockchip/rk3568-evb1-ddr4-v10-linux.dts
+++ b/arch/arm64/boot/dts/rockchip/rk3568-evb1-ddr4-v10-linux.dts
@@ -15,3 +15,7 @@
&vp1 {
       cursor-win-id = <ROCKCHIP_VOP2_CLUSTER1>;
} ;
+&gmac0 {
+ status = "disabled";
+};
# Disable CPU idle (CPU idle can also be prevented by disabling
CONFIG ARM PSCI CPUIDLE)
--- a/arch/arm64/boot/dts/rockchip/rk3568.dtsi
+++ b/arch/arm64/boot/dts/rockchip/rk3568.dtsi
index 778752440303..dba79303e34b 100644
--- a/arch/arm64/boot/dts/rockchip/rk3568.dtsi
+++ b/arch/arm64/boot/dts/rockchip/rk3568.dtsi
@@ -74,7 +74,7 @@
                        enable-method = "psci";
```

```
clocks = <&scmi clk 0>;
                        operating-points-v2 = <&cpu0_opp_table>;
                        cpu-idle-states = <&CPU SLEEP>;
                        //cpu-idle-states = <&CPU SLEEP>;
                        #cooling-cells = <2>;
                        dynamic-power-coefficient = <187>;
00 - 86,7 + 86,7 00
                        enable-method = "psci";
                        clocks = <&scmi clk 0>;
                        operating-points-v2 = <&cpu0 opp table>;
                        cpu-idle-states = <&CPU SLEEP>;
                        //cpu-idle-states = <&CPU_SLEEP>;
                };
                cpu2: cpu@200 {
@@ -96,7 +96,7 @@
                        enable-method = "psci";
                        clocks = <&scmi_clk 0>;
                        operating-points-v2 = <&cpu0 opp table>;
                        cpu-idle-states = <&CPU SLEEP>;
                        //cpu-idle-states = <&CPU_SLEEP>;
                };
                cpu3: cpu@300 {
@@ -106,7 +106,7 @@
                        enable-method = "psci";
                        clocks = <&scmi clk 0>;
                        operating-points-v2 = <&cpu0_opp_table>;
                        cpu-idle-states = <&CPU SLEEP>;
                        //cpu-idle-states = <&CPU SLEEP>;
                };
                idle-states {
# Isolate CPU cores
--- a/arch/arm64/boot/dts/rockchip/rk3568-linux.dtsi
+++ b/arch/arm64/boot/dts/rockchip/rk3568-linux.dtsi
@@ -13,7 +13,7 @@
       } ;
        chosen: chosen {
               bootargs = "earlycon=uart8250,mmio32,0xfe660000 console=ttyFIQ0
root=PARTUUID=614e0000-0000 rw rootwait";
              bootargs = "earlycon=uart8250,mmio32,0xfe660000 console=ttyFIQ0
root=PARTUUID=614e0000-0000 isolcpus=3 nohz full=3 rw rootwait";
        };
        fiq-debugger {
diff --git a/arch/arm64/configs/rockchip linux defconfig
b/arch/arm64/configs/rockchip linux defconfig
index 1a342fe17a5d..1d3a939659b1 100644
--- a/arch/arm64/configs/rockchip linux defconfig
+++ b/arch/arm64/configs/rockchip linux defconfig
@@ -649,3 +649,4 @@ CONFIG RCU CPU STALL TIMEOUT=60
CONFIG_FUNCTION_TRACER=y
 CONFIG_BLK_DEV_IO_TRACE=y
 CONFIG LKDTM=y
```

#### 3.1.2.2 6.1 Kernel (Take RK3576 as an Example)

```
# Modify kernel configuration to compile stmmac driver as a module:
--- a/arch/arm64/configs/rockchip_linux_defconfig
+++ b/arch/arm64/configs/rockchip linux defconfig
@@ -197,7 +197,7 @@ CONFIG R8168=y
# CONFIG NET VENDOR SILAN is not set
# CONFIG NET VENDOR SIS is not set
# CONFIG NET VENDOR SMSC is not set
-CONFIG STMMAC ETH=y
+CONFIG STMMAC ETH=m
 # CONFIG NET VENDOR SUN is not set
 # CONFIG NET VENDOR SYNOPSYS is not set
 # CONFIG_NET_VENDOR_TEHUTI is not set
 --- a/arch/arm64/configs/rockchip rt.config
+++ b/arch/arm64/configs/rockchip rt.config
@@ -22,3 +22,4 @@ CONFIG_JUMP_LABEL=y
CONFIG HZ PERIODIC=y
CONFIG HZ 1000=y
CONFIG PREEMPT RT=y
+# CONFIG DEBUG PREEMPT is not set
 # Disable another gmac1 network port
 --- a/arch/arm64/boot/dts/rockchip/rk3576-evb1-v10-linux.dts
+++ b/arch/arm64/boot/dts/rockchip/rk3576-evb1-v10-linux.dts
00 - 14, 3 + 14, 7 00
       model = "Rockchip RK3576 EVB1 V10 Board";
        compatible = "rockchip, rk3576-evb1-v10", "rockchip, rk3576";
} ;
+&gmac1 {
+ status = "disabled";
+};
# Isolate CPUs
--- a/arch/arm64/boot/dts/rockchip/rk3576-linux.dtsi
+++ b/arch/arm64/boot/dts/rockchip/rk3576-linux.dtsi
@@ -6,7 +6,7 @@
/ {
        chosen: chosen {
               bootargs = "earlycon=uart8250,mmio32,0x2ad40000 console=ttyFIQ0
clk_gate.always_on=1 pm_domains.always_on=1 root=PARTUUID=614e0000-0000 rw
rootwait rcupdate.rcu expedited=1 rcu nocbs=all";
               bootargs = "earlycon=uart8250,mmio32,0x2ad40000 console=ttyFIQ0
clk gate.always on=1 pm domains.always on=1 root=PARTUUID=614e0000-0000
isolcpus=7 nohz full=7 rw rootwait rcupdate.rcu expedited=1 rcu nocbs=all";
       };
        fiq debugger: fiq-debugger {
```

```
diff --git a/arch/arm/configs/rk3506 defconfig
b/arch/arm/configs/rk3506 defconfig
index e6d3ba608a77..3029973ade8c 100644
--- a/arch/arm/configs/rk3506 defconfig
+++ b/arch/arm/configs/rk3506 defconfig
@@ -2,6 +2,7 @@
CONFIG KERNEL XZ=y
CONFIG DEFAULT HOSTNAME="localhost"
 CONFIG SYSVIPC=y
+CONFIG NO HZ FULL=y
 CONFIG NO HZ=y
 CONFIG HIGH RES TIMERS=y
 CONFIG PREEMPT=y
@@ -119,12 +120,13 @@ CONFIG_NETDEVICES=y
 # CONFIG_NET_VENDOR_SOLARFLARE is not set
 # CONFIG NET VENDOR SMSC is not set
 # CONFIG NET VENDOR SOCIONEXT is not set
-CONFIG STMMAC ETH=y
+CONFIG_STMMAC_ETH=m
 # CONFIG DWMAC GENERIC is not set
 # CONFIG NET VENDOR SYNOPSYS is not set
 # CONFIG NET VENDOR VIA is not set
 # CONFIG_NET_VENDOR_WIZNET is not set
 # CONFIG_NET_VENDOR_XILINX is not set
+CONFIG PHYLIB=y
 CONFIG_MOTORCOMM PHY=y
 CONFIG PPP=y
 # CONFIG_WLAN is not set
```

### 3.1.3 Step Three: Compile the Real-Time Kernel

Then, generate the real-time kernel based on the rt-linux README.md.

# 3.2 User Space

This part can be directly obtained from the SDK (refer to Chapter 2), or compiled from source code. The method for compiling the source code in a Linux environment is as follows:

```
# Enter the source code directory
cd source

# Specify the path to the toolchain (the toolchain is provided in the SDK)
export PATH=SDK/prebuilts/gcc/linux-x86/(arch)/gcc-arm-10.3-2021.07-x86_64-
(arch)-none-linux-gnu/bin:$PATH

# Configuration, specify the kernel directory, choose kernel-6.1 or kernel-5.10
under the SDK, it is kernel-6.1 here.
./bootstrap
```

```
./configure --prefix=(the directory where you want to store the compiled files) -
-host=(arch)-none-linux-gnu --with-linux-dir=SDK/kernel-6.1 --enable-8139too=no -
-enable-stmmac=yes --enable-generic=no --enable-wildcards=yes

# Compile
make -j8
make install systemdsystemunitdir=(the directory where you want to store the
compiled files, it should be consistent with the parameter following the prefix
in the configure command)

# Deployment, copy files from your specified output directory to the development
board
cp libethercat.so* /usr/lib/(on the development board)
cp ethercat /usr/bin/(on the development board)
```

### 3.3 Driver

```
cp phylink.ko /userdata/[Development Board] Kernel Compilation
cp pcs-xpcs.ko /userdata/[Development Board] Kernel Compilation
cp ec_master.ko /userdata/[Development Board]
cp ec_stmmac.ko /userdata/[Development Board]

# Load drivers
insmod /userdata/phylink.ko
insmod /userdata/pcs-xpcs.ko
insmod /userdata/ec_master.ko main_devices=62:36:B8:01:5B:59 (This is the
physical address of your network interface, which can be checking by the ifconfig
command)
insmod /userdata/ethercat_out/ec_stmmac.ko

# Adjust SOC to performance mode
echo performance | tee $(find /sys/ -name *governor)
```

# 3.4 EtherCAT IgH Application

The EtherCAT IgH application needs to be written based on the specific server, requiring the use of the EtherCAT IgH tools compiled in user space to obtain some configuration information of the servo drivers, and then complete the development of the application code. For more details, please refer to the section "EtherCAT IgH Application Developer Guide" below.

# 4. EtherCAT IgH Tools Introduction

EtherCAT IgH tools can be checked by ethercat --help command, these tools can display various information about the slaves connected to the master station. These tools can help the development of master station applications. Below are several commonly used commands and parameters, where [] is required parameters and <> is optional parameters.

```
# Set alias address (the example below represents changing the alias of position
0 to 1)
ethercat alias -p 0 0

# Set alias address (the example below represents changing the alias of alias 0
to 1)
ethercat alias -a 0 1

# Output PDO information in C language format
ethercat cstruct

# Output recognized slaves
ethercat slaves
0 0(alias)):0 (position) PREOP + MADHT1505BA1

# Output PDO information
ethercat pdos
```

For additional tools, please refer to the official documentation <a href="https://docs.etherlab.org/ethercat/1.5/doxygen/index.html">https://docs.etherlab.org/ethercat/1.5/doxygen/index.html</a>.

# 5. EtherCAT IgH Application Development Reference

After powering up the master and slave stations of the development board, and connecting the servo motor to the slave station, load the driver on the development board and use the following commands to check if the communication is normal:

```
# Output recognized slaves
ethercat slaves

# If communication is successful, it will display the recognized slave position
information, alias, and model, as follows:
0      0(alias)):0(position)      PREOP + MADHT1505BA1


# Output PDO information, these PDO information are just default, and should be
written according to detailed requirements, please refer to the servo drive
manual
ethercat pdos

# Output PDO information in C language format
ethercat cstruct
```

With the basic information obtained above, you can write a simple EtherCAT IgH application, which can refer to the code in ethercat\_igh\examples\dc\_user\main.c.


Replace the PDO information obtained by ethercat cstruct with the e13102\_pdo\_entries and e14102\_pdos in the official example to perform a simple initialization.

The main process is as follows:



Here is an example of a self-developed demo by RK as a reference:

Below is the topology diagram of the RK self-developed demo:



The master station is connected to one MADHT1505BA1 via an Ethernet cable, and the MADHT1505BA1 is connected to another MADHT1505BA1 via an Ethernet cable, with the motors connected to the drive MADHT1505BA1 using power cables and encoder cables.

You can obtain the application of the RK self-developed demo from the following location:

```
SDK/external/rk_ethercat_release/demo
```

This can be used as a reference for writing your own customize applications.

We also provide some demo designs for motor control UI, which can be used together with the above motor test programs. For details, please refer to:

```
SDK/app/lvgl_demo/motor_demo
```

# 6. Performance

### 6.1 Test Method

Please refer to the <code>cyclic\_task\_velocity\_mode</code> function in the code SDK/external/rk\_ethercat\_release/demo/ec\_master\_test\_RK3568\_MADHT1505BA1.c, which implements the calculation of the maximum and minimum values spent in a cycle.

```
static int clean_cycle = 0;//5 * 60 * FREQUENCY;
void cyclic_task_velocity_mode()
{
   static unsigned int timeout_error = 0;
```

```
struct timespec wakeupTime, time;
   uint16 t status;
   int8_t opmode;
   int32 t
             cur velocity;
           print = false;
   bool
   struct timespec startTime, endTime, lastStartTime = {};
   uint32_t period_ns = 0, exec_ns = 0, latency_ns = 0,
            latency_min_ns = 0, latency_max_ns = 0,
            period_min_ns = 0, period_max_ns = 0,
            exec min ns = 0, exec max ns = 0;
   period_max_ns = 0;
   period_min_ns = 0xffffffff;
   latency max ns = 0;
   latency min ns = 0xffffffff;
   clock_gettime(CLOCK_TO_USE, &lastStartTime);
   clock_gettime(CLOCK_TO_USE, &wakeupTime);
   while (app run) {//this loop will continue indefinitely
       wakeupTime = timespec add(wakeupTime, cycletime);
       clock_nanosleep(CLOCK_TO_USE, TIMER_ABSTIME, &wakeupTime, NULL);
       // Write application time to master
       // It is a good idea to use the target time (not the measured time) as
       // application time, because it is more stable.
       ecrt_master_application_time(master, TIMESPEC2NS(wakeupTime));
       /*Receive process data*/
       ecrt_master_receive(master);
       ecrt domain process(domain);
       // check process data state (optional)
       check_domain_state();
       if (counter) {
           counter--;
       }else {
           counter = FREQUENCY;
           check master state();
           check slave config states();
           /*Check process data state(optional)*/
           EC WRITE U16(domain pd + control word, 0x80);
           // EC WRITE U8(domain pd + modes of operation, 9);
           /*Read inputs*/
           status = EC READ U16(domain pd + status word);
           opmode = EC READ U8(domain pd + modes of operation display);
           cur velocity = EC READ S32(domain pd + current velocity);
           printf_debug("madht: act velocity = %d , status = 0x%x, opmode =
0x%x\n", cur velocity, status, opmode);
           if( (status & 0x004f) == 0x0040) {
               printf debug("0x06\n");
               EC_WRITE_U16(domain_pd + control_word, 0x0006);
               EC_WRITE_U8(domain_pd + modes_of_operation, 9);
```

```
else if( (status & 0x006f) == 0x0021) {
                printf debug("0x07\n");
                EC WRITE U16 (domain pd + control word, 0x0007);
            else if ( (status & 0 \times 0006f) == 0 \times 0023) {
                printf_debug("0x0f\n");
                EC_WRITE_U16(domain_pd + control_word, 0x000f);
                EC_WRITE_S32(domain_pd + target_velocity, TARGET_VELOCITY);
            //operation enabled
            else if ( (status & 0x006f) == 0x0027) {
                printf debug("0x1f\n");
               EC WRITE U16(domain pd + control word, 0x001f);
        }
        clock gettime(CLOCK TO USE, &time);
       ecrt master sync reference clock to(master, TIMESPEC2NS(time));
       ecrt_master_sync_slave_clocks(master);
       // send process data
       ecrt_domain_queue(domain);
       ecrt master send(master);
       clock_gettime(CLOCK_TO_USE, &startTime);
       latency ns = DIFF NS(wakeupTime, startTime);
       period ns = DIFF NS(lastStartTime, startTime);
        //exec ns = DIFF NS(lastStartTime, endTime);
   /* clean */
       if (clean_cycle >= (5 * 60 * 1000)) {
           clean cycle = 0;
           period_max_ns = 0;
           period_min_ns = 0xffffffff;
           latency max ns = 0;
           latency min ns = 0xffffffff;
        }
//Calculate the maximum and minimum jitter
        if (latency ns > latency max ns) {
           latency max ns = latency ns;
        if (latency_ns < latency_min_ns) {</pre>
           latency min ns = latency ns;
        if (period ns > period max ns) {
           period max ns = period ns;
          print = true;
        if (period ns < period min ns) {
          period min ns = period ns;
           print = true;
        }
        clean cycle++;
       lastStartTime = startTime;
```

Assuming the cycle is 1ms, the maximum jitter is the maximum value minus the minimum value, which can be used to assess the real-time performance of the master station.

## 6.2 Test Data

Within a 1ms control cycle, the performance data for each supported platform is as follows:

SOC	Cycle	Jitter Delay
Rockchip RK3588	1ms	15us
Rockchip RK3576	1ms	30us
Rockchip RK3568	1ms	50us
Rockchip RK3506	1ms	100us