# Rockchip RK3588S Datasheet

## **Revision History**

		110110111110101
Date	Revision	Description
2023-01-17	1.5	Update the feature of 3.2 and delete the CAN information
2022-06-21	1.4	Update video input interface and display interface description
2022-03-10	1.3	Update post process HDR information
2022-03-09	1.2	New update the device information
2022-01-24	1.1	Update the description
2021-12-20	1.0	Initial Release

## **Table of Content**

Table of Content	2
Figure Index	
Table Index	
Warranty Disclaimer	5
Chapter 1 Introduction	
·	
1.1 Overview	
1.2 Features	
1.3 Block Diagram	. 15
Chapter 2 Package Information	.17
2.1 Order Information	17
2.2 Top Marking	17
2.3 Package Dimension	18
2.4 Pin Number List	
Chapter 3 Electrical Specification	
3.1 Absolute Ratings	. 29
3.2 Recommended Operating Condition	. 30
3.3 DC Characteristics	
3.4 Electrical Characteristics for General IO	. 32
3.5 Electrical Characteristics for PLL	
3.6 Electrical Characteristics for PCIe2/SATA Interface	
3.7 Electrical Characteristics for MIPI CDPHY interface	
3.8 Electrical Characteristics for MIPI CSI DPHY interface	. 34
3.9 Electrical Characteristics for SARADC	. 34
3.10 Electrical Characteristics for TSADC	. 34
Chapter 4 Thermal Management	.35
4.1 Overview	
4.2 Package Thermal Characteristics	. 35

## Figure Index

Fig.1-1 Block Diagram	
Fig.2-1 Package definition	
Fig.2-2 Package Top View	18
Fig.2-3 Package Bottom View	

## **Table Index**

Table 2-1 Pin Number Order Information	
Table 3-1 Absolute ratings	29
Table 3-2 Recommended operating condition	30
Table 3-3 DC Characteristics	31
Table 3-4 Electrical Characteristics for Digital General IO	32
Table 3-5 Electrical Characteristics for INT PLL	32
Table 3-6 Electrical Characteristics for FRAC PLL	32
Table 3-7 Electrical Characteristics for DDR PLL	33
Table 3-8 Electrical Characteristics for PCIe2/SATA Interface	33
Table 3-9 Electrical Characteristics for MIPI CDPHY interface	33
Table 3-101 Electrical Characteristics for SARADC	34
Table 4-1 Thermal Resistance Characteristics	

## **Warranty Disclaimer**

Rockchip Electronics Co., Ltd makes no warranty, representation or guarantee (expressed, implied, statutory, or otherwise) by or with respect to anything in this document, and shall not be liable for any implied warranties of non-infringement, merchantability or fitness for a particular purpose or for any indirect, special or consequential damages.

Information furnished is believed to be accurate and reliable. However, Rockchip Electronics Co., Ltd assumes no responsibility for the consequences of use of such information or for any infringement of patents or other rights of third parties that may result from its use.

Rockchip Electronics Co., Ltd's products are not designed, intended, or authorized for using as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Rockchip Electronics Co., Ltd's product could create a situation where personal injury or death may occur, should buyer purchase or use Rockchip Electronics Co., Ltd's products for any such unintended or unauthorized application, buyers shall indemnify and hold Rockchip Electronics Co., Ltd and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, expenses, and reasonable attorney fees arising out of, either directly or indirectly, any claim of personal injury or death that may be associated with such unintended or unauthorized use, even if such claim alleges that Rockchip Electronics Co., Ltd was negligent regarding the design or manufacture of the part.

#### **Copyright and Patent Right**

Information in this document is provided solely to enable system and software implementers to use Rockchip Electronics Co., Ltd 's products. There are no expressed or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Rockchip Electronics Co., Ltd does not convey any license under its patent rights nor the rights of others.

All copyright and patent rights referenced in this document belong to their respective owners and shall be subject to corresponding copyright and patent licensing requirements.

#### **Trademarks**

Rockchip and Rockchip<sup>™</sup> logo and the name of Rockchip Electronics Co., Ltd's products are trademarks of Rockchip Electronics Co., Ltd. and are exclusively owned by Rockchip Electronics Co., Ltd. References to other companies and their products use trademarks owned by the respective companies and are for reference purpose only.

#### Confidentiality

The information contained herein (including any attachments) is confidential. The recipient hereby acknowledges the confidentiality of this document, and except for the specific purpose, this document shall not be disclosed to any third party.

#### Reverse engineering or disassembly is prohibited.

ROCKCHIP ELECTRONICS CO., LTD. RESERVES THE RIGHT TO MAKE CHANGES IN ITS PRODUCTS OR PRODUCT SPECIFICATIONS WITH THE INTENT TO IMPROVE FUNCTION OR DESIGN AT ANY TIME AND WITHOUT NOTICE AND IS NOT REQUIRED TO UNDATE THIS DOCUMENTATION TO REFLECT SUCH CHANGES.

#### Copyright © 2022 Rockchip Electronics Co., Ltd.

All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted in any form or by any means, electric or mechanical, by photocopying, recording, or otherwise, without the prior written consent of Rockchip Electronics Co., Ltd.

## **Chapter 1 Introduction**

#### 1.1 Overview

RK3588S is a low power, high performance processor for ARM-based PC and Edge Computing device, personal mobile internet device and other digital multimedia applications, and integrates quad-core Cortex-A76 and quad-core Cortex-A55 with separately NEON coprocessor.

Many embedded powerful hardware engines provide optimized performance for high-end application. RK3588S supports H.265 and VP9 decoder by 8K@60fps, H.264 decoder by 8K@30fps, and AV1 decoder by 4K@60fps, also support H.264 and H.265 encoder by 8K@30fps, high-quality JPEG encoder/decoder, specialized image preprocessor and postprocessor.

Embedded 3D GPU makes RK3588S completely compatible with OpenGLES 1.1, 2.0, and 3.2, OpenCL up to 2.2 and Vulkan1.2. Special 2D hardware engine with MMU will maximize display performance and provide very smoothly operation.

RK3588S introduces a new generation totally hardware-based maximum 48-Megapixel ISP (image signal processor). It implements a lot of algorithm accelerators, such as HDR, 3A, LSC, 3DNR, 2DNR, sharpening, dehaze, fisheye correction, gamma correction and so on.

The build-in NPU supports INT4/INT8/INT16/FP16 hybrid operation and computing power is up to 6TOPs. In addition, with its strong compatibility, network models based on a series of frameworks such as TensorFlow/MXNet/PyTorch/Caffe can be easily converted.

RK3588S has high-performance quad channel external memory interface (LPDDR4/LPDDR4X/LPDDR5) capable of sustaining demanding memory bandwidths, also provides a complete set of peripheral interface to support very flexible applications.

#### 1.2 Features

The features listed below which may or may not be present in actual product, may be subject to the third party licensing requirements. Please contact Rockchip for actual product feature configurations and licensing requirements.

#### 1.2.1 Microprocessor

- Quad-core ARM Cortex-A76 MPCore processor and quad-core ARM Cortex-A55 MPCore processor, both are high-performance, low-power and cached application processor
- DSU (DynamIQ Shared Unit) comprises the L3 memory system, control logic, and external interfaces to support a DynamIQ cluster
- Full implementation of the ARM architecture v8-A instruction set, ARM Neon Advanced SIMD (single instruction, multiple data) support for accelerating media and signal processing
- ARMv8 Cryptography Extensions
- Trustzone technology support
- Integrated 64KB L1 instruction cache, 64KB L1 data cache and 512KB L2 cache for each Cortex-A76
- Integrated 32KB L1 instruction cache, 32KB L1 data cache and 128KB L2 cache for each Cortex-A55
- Quad-core Cortex-A76 and Quad-core Cortex-A55 share 3MB L3 cache
- Eight separate power domains for CPU core system to support internal power switch and externally turn on/off based on different application scenario
  - PD CPU 0: 1st Cortex-A55 + Neon + FPU + L1/L2 I/D Cache
  - PD\_CPU\_1: 2<sup>nd</sup> Cortex-A55 + Neon + FPU + L1/L2 I/D Cache
  - PD\_CPU\_2: 3<sup>rd</sup> Cortex-A55 + Neon + FPU + L1/L2 I/D Cache
  - PD\_CPU\_3: 4<sup>th</sup> Cortex-A55 + Neon + FPU + L1/L2 I/D Cache

- PD CPU 4: 1st Cortex-A76 + Neon + FPU + L1/L2 I/D Cache
- PD\_CPU\_5: 2<sup>nd</sup> Cortex-A76 + Neon + FPU + L1/L2 I/D Cache
- PD\_CPU\_6: 3<sup>rd</sup> Cortex-A76 + Neon + FPU + L1/L2 I/D Cache
- PD\_CPU\_7: 4<sup>th</sup> Cortex-A76 + Neon + FPU + L1/L2 I/D Cache
- Three isolated voltage domains to support DVFS, one for A76\_0 and A76\_1, one for A76\_2 and A76\_3, the other for DSU and Cortex-A55.

#### 1.2.2 Memory Organization

- Internal on-chip memory
  - BootRom
    - Support system boot from the following device:
      - SPI interface
      - eMMC interface
      - SD/MMC interface
    - ◆ Support system code download by the following interface:
      - USB OTG interface
  - Share Memory in the voltage domain of VD\_LOGIC
  - PMU SRAM in VD\_PMU for low power application
- External off-chip memory
  - Dynamic Memory Interface
    - ◆ Compatible with JEDEC standards LPDDR4/LPDDR4X/LPDDR5
    - ◆ Support four channels, each channel 16bits data widths
    - ◆ Support up to 2 ranks (chip selects) for each channel
    - ◆ Totally up to 32GB address space
    - ◆ Low power modes, such as power-down and self-refresh for SDRAM
  - eMMC Interface
    - ◆ Fully compliant with JEDEC eMMC 5.1 and eMMC 5.0 specification
    - ♦ Backward compliant with eMMC 4.51 and earlier versions specification.
    - ◆ Support HS400, HS200, DDR50 and legacy operating modes
    - ◆ Support three data bus width: 1bit, 4bits or 8bits
  - SD/MMC Interface
    - ◆ Compatible with SD3.0, MMC ver4.51
    - Data bus width is 4bits
  - Flexible Serial Flash Interface(FSPI)
    - ◆ Support transfer data from/to serial flash device
    - ◆ Support 1bit, 2bits or 4bits data bus width
    - ◆ Support 2 chips select

#### 1.2.3 System Component

- MCU
  - Three Cortex-M0 MCUs inside RK3588S
  - MCU in VD PMU integrate 16KB Cache and 16KB TCM
  - MCU in VD NPU integrate 16KB Cache and 64KB TCM
  - MCU in PD\_CENTER integrate 32KB TCM
  - Integrated Programmable Interrupt Controller, all IRQ lines connected to GIC for CPU also connect to MCU in VD\_PMU(PMU\_M0) and PD\_CENTER(DDR\_M0)
  - Integrated Debug Controller with JTAG interface
- CRU (clock & reset unit)
  - Support total 18 PLLs to generate all clocks
  - One oscillator with 24MHz clock input
  - Support clock gating control for individual components
  - Support global soft-reset control for whole chip, also individual soft-reset for each component
- PMU(power management unit)
  - Multiple configurable work modes to save power by different frequency or automatic clock gating control or power domain on/off control
  - Lots of wakeup sources in different mode
  - Support 10 separate voltage domains
  - Support 45 separate power domains, which can be power up/down by software

based on different application scenes

- Timer
  - Support 12 secure timers with 64bits counter and interrupt-based operation
  - Support 18 non-secure timers with 64bits counter and interrupt-based operation
  - Support two operation modes: free-running and user-defined count for each timer
  - Support timer work state checkable
- PWM
  - Support 16 on-chip PWMs(PWM0~PWM15) with interrupt-based operation
  - Programmable pre-scaled operation to bus clock and then further scaled
  - Embedded 32-bit timer/counter facility
  - Support capture mode
  - Support continuous mode or one-shot mode
  - Provides reference mode and output various duty-cycle waveform
  - Optimized for IR application for PWM3, PWM7, PWM11, PWM15
- Watchdog
  - 32-bit watchdog counter
  - Counter counts down from a preset value to 0 to indicate the occurrence of a timeout
  - WDT can perform two types of operations when timeout occurs:
    - ◆ Generate a system reset
    - ◆ First generate an interrupt and if this is not cleared by the service routine by the time a second timeout occurs then generate a system reset
  - Totally five Watchdog for CPU and MCU
- Interrupt Controller
  - Support 12 PPI interrupt source and 480 SPI interrupt sources input from different components inside RK3588S
  - Support 16 software-triggered interrupts
  - Input interrupt level is fixed, high-level sensitive for SPI and low-level sensitive for PPI
  - Support different interrupt priority for each interrupt source, and they are always software-programmable
- DMAC
  - Micro-code programming based DMA
  - Linked list DMA function is supported to complete scatter-gather transfer
  - Support data transfer types including memory-to-memory, memory-to-peripherals, peripherals-to-memory
  - Totally three embedded DMA controllers for peripheral system
  - Each DMAC features:
    - ♦ Support 8 channels
    - ♦ 32 hardware request from peripherals
    - ♦ 2 interrupt output
    - Support TrustZone technology and programmable secure state for each DMA channel
- Secure System
  - Embedded two cipher engine
    - ◆ Support Link List Item (LLI) DMA transfer
    - ♦ Support SHA-1, SHA-256/224, SHA-512/384, MD5, SM3 with hardware padding
    - ◆ Support HMAC of SHA-1, SHA-256, SHA-512, MD5, SM3 with hardware padding
    - ◆ Support AES-128, AES-192, AES-256 encrypt & decrypt cipher
    - Support AES ECB/CBC/OFB/CFB/CTR/CTS/XTS/CCM/GCM/CBC-MAC/CMAC mode
    - Support SM4 ECB/CBC/OFB/CFB/CTR/CTS/XTS/CCM/GCM/CBC-MAC/CMAC mode
    - ◆ Support DES & TDES cipher, with ECB/CBC/OFB/CFB mode
    - Support up to 4096 bits PKA mathematical operations for RSA/ECC/SM2
    - ◆ Support generating random numbers
  - Support keyladder to guarantee key secure

- Support data scrambling for all DDR types
- Support secure OTP
- Support secure debug
- Support secure DFT test
- Support secure OS
- Except CPU, the other masters in the SoC can also support security and nonsecurity mode by software-programmable
- Some slave components in SoC can only be addressed by security master and the other slave components can be addressed by security master or non-security master by software-programmable
- System SRAM(share memory), part of space is addressed only in security mode
- External DDR space can be divided into 16 parts, each part can be softwareprogrammable to be enabled by each master

#### Mailbox

- Three Mailbox in SoC to service CPU and MCU communication
- Support four mailbox elements per mailbox, each element includes one data word, one command word register and one flag bit that can represent one interrupt
- Provide 32 lock registers for software to use to indicate whether mailbox is occupied
- Decompression
  - Support for decompressing GZIP files
  - Support for decompressing LZ4 files, including the General Structure of LZ4 Frame format and the Legacy Frame format.
  - Support for decompressing data in DEFLATE format
  - Support for decompressing data in ZLIB format
  - Support Hash32 check in LZ4 decompression process
  - Support the limit size function of the decompressed data to prevent the memory from being maliciously destroyed during the decompression process

#### 1.2.4 Video CODEC

- Video Decoder
  - Real-time video decoder of MPEG-1, MPEG-2, MPEG-4, H.263, H.264, H.265, VC-1, VP9, VP8, MVC, AV1
  - MMU Embedded
  - Multi-channel decoder in parallel for less resolution
  - H.264 AVC/MVC Main10 L6.0
    □ VP9 Profile0/2 L6.1
    □ H.265 HEVC/MVC Main10 L6.1
    □ 8K@60fps (7680x4320)
    □ AVS2 Profile0/2 L10.2.6
    □ AV1 Main Profile 8/10bit L5.3
    □ MPEG-2 up to MP
    □ MPEG-1 up to MP
    □ VC-1 up to AP level 3
    □ VP8 version2
    □ 8K@60fps (7680x4320)
    □ 1080p@60fps (1920x1088)
    □ 1080p@60fps (1920x1088)
    □ 1080p@60fps (1920x1088)
- Video Encoder
  - Real-time H.265/H.264 video encoding
  - Support up to 8K@30fps
  - Multi-channel encoder in parallel for less resolution

#### 1.2.5 JPEG CODEC

- JPEG Encoder
  - Baseline (DCT sequential)
  - Encoder size is from 96x96 to 8192x8192(67Mpixels)
  - Up to 90 million pixels per second
  - Embedded four encoder units
- JPEG Decoder
  - Decoder size is from 48x48 to 65536x65536
  - Support YUV400/YUV411/YUV420/YUV422/YUV440/YUV444
  - Support up to 1080P@280fps, and 560 million pixels per second

- Support MJPEG
- Embedded four encoder units

#### 1.2.6 Neural Process Unit

- Neural network acceleration engine with processing performance up to 6 TOPS
- Include triple NPU core, and support triple core co-work, dual core co-work, and work independently
- Support integer 4, integer 8, integer 16, float 16, Bfloat 16 and tf32 operation
- Embedded 384KBx3 internal buffer
- Multi-task, multi-scenario in parallel
- Support deep learning frameworks: TensorFlow, Caffe, Tflite, Pytorch, Onnx NN, Android NN, etc.
- One isolated voltage domain to support DVFS

#### 1.2.7 Graphics Engine

- 3D Graphics Engine
  - ARM Mali-G610 MP4
  - High performance OpenGLES 1.1, 2.0 and 3.2, OpenCL 2.2, Vulkan1.2 etc.
  - Embedded 4 shader cores with shared hierarchical tiler
  - Provide MMU and L2 Cache with 4x 256KB size
  - The latest Valhall architecture
  - ARM Frame Buffer Compression(AFBC) 1.3
  - Support Serial Wire debug for embedded MCU
  - One isolated voltage domain to support DVFS
- 2D Graphics Engine
  - Source format: ARGB/RGB888/RGB565/YUV420/YUV422/BPP
  - Destination formats: ARGB/RGB888/RGB565/YUV420/YUV422
  - Max resolution: 8192x8192 source, 4096x4096 destination
  - Block transfer and Transparency mode
  - Color fill with gradient fill, and pattern fill
  - Alpha blending modes including global alpha, per pixel alpha (color/alpha channel separately) and fading
  - Arbitrary non-integer scaling ratio, from 1/8 to 8
  - 0, 90, 180, 270 degree rotation, x-mirror, y-mirror & rotation operation
  - ROP2, ROP3, ROP4
  - Support 4k/64k page size MMU
- Image Enhancement Processor
  - Image format
    - ♦ Input data: YUV420/YUV422, semi-planar/planar, UV swap
    - ◆ Output data: YUV420/YUV422, semi-planar, UV swap, Tile mode
    - ◆ YUV down sampling conversion from 422 to 420
    - ♦ Max resolution for dynamic image up to 1920x1080
  - De-interlace

#### 1.2.8 Video Input Interface

- MIPI Interface
  - Two MIPI DC(DPHY/CPHY) combo PHY
    - Support to use DPHY or CPHY
    - ◆ Each MIPI DPHY V1.2, 4lanes, 2.5Gbps per lane
    - ◆ Each MIPI CPHY V1.1, 3lanes, 2.5Gsps per lane
  - Two MIPI CSI DPHY
    - ◆ Each MIPI DPHY V1.2, 2lanes, 2.5Gbps per lane
    - ◆ Support to combine 2 DPHY together to one 4lanes
  - Support camera input combination:
    - ◆ 2 MIPI DCPHY + 2 MIPI CSI DPHY(2 lanes), totally support 4 cameras input
    - ◆ 2 MIPI DCPHY + 1 MIPI CSI DPHY(4 lanes), totally support 3 cameras input
- DVP interface
  - One 8/10/12/16-bit standard DVP interface, up to 150MHz input data
  - Support BT.601/BT.656 and BT.1120 VI interface
  - Support the polarity of pixel\_clk, hsync, vsync configurable

#### 1.2.9 Image Signal Processor

- Video Capture(VICAP)
  - Support BT601, BT656, BT1120
  - Support receiving six interfaces of MIPI CSI/DSI, up to four IDs for each interface
  - Support five CSI data formats: RAW8/10/12/14, YUV422
  - Support three modes of HDR: virtual channel mode, identification code mode, line counter mode
  - Support RAW data through to ISP0/1
- Maximum input
  - 48M: 8064x6048@15 dual ISP
  - 32M: 6528x4898@30 dual ISP
  - 16M: 4672x3504@30 single ISP
- 3A: include AE/Histogram, AF, AWB statistics output
- FPN: Fixed Pattern Noise removal
- BLC: Black Level Correction
- DPCC: Static/Dynamic defect pixel cluster correction
- PDAF: Phase Detection Auto Focus
- LSC: Lens shading correction
- Bayer-2DNR: Spatial Bayer-raw De-noising
- Bayer-3DNR: Temporal Bayer-raw De-noising
- CAC: Chromatic Aberration Correction
- HDR: 3-Frame Merge into High-Dynamic Range
- DRC: HDR Dynamic Range Compression, Tone mapping
- GIC: Green Imbalance Correction
- Debayer: Advanced Adaptive Demosaic with Chromatic Aberration Correction
- CCM/CSM: Color correction matrix; RGB2YUV etc
- Gamma: Gamma out correction
- Dehaze/Enhance: Automatic Dehaze and Effect enhancement
- 3DLUT: 3D-Lut Color Palette for Customer
- LDCH: Lens-distortion only in the horizontal direction
- YUV-2DNR: Spatial YUV De-noising
- Sharp: Image Sharpening and boundary filtering
- CMSK: privacy mask
- GAIN: image local gain
- Support multi-sensor reuse ISP
- FishEye Correction(FEC)
  - Input mode and data format
    - ◆ Support RASTER: YUV422SP, YUV422I, YUV420SP
  - Output mode and data format
    - ◆ RASTER: YUV422SP, YUV422I, YUV420SP
    - ◆ FBCE: YUV422SP, YUV420SP
  - Support 16x8, 32x16 two density
  - Support up to 4 times reduction factor
  - Resolution 128x128~4095x4095
  - Y Interpolation: Bicubic; C Interpolation: Biliner

#### 1.2.10 Display interface

- HDMI/eDP TX interface
  - Support one HDMI/eDP TX combo interface, but HDMI and eDP can not work at the same time for each interface
  - Support x1, x2 and x4 configuration for each interface
  - Support all the data rates for HDMI FRL: 3, 6, 8, 10 and 12Gbps
  - Support 1.62Gbps, 2.7Gbps and 5.4Gbps for eDP
  - Support up to 7680x4320@60Hz for HDMI TX, and 4K@60Hz for eDP
  - Support RGB/YUV(up to 10bit) format for HDMI TX
  - Support RGB, YCbCr 4:4:4, YCbCr 4:2:2 and 8/10 bit per component video format for eDP
  - Support DSC 1.2a for HDMI TX

- Support HDCP2.3 for HDMI TX, and HDCP1.3 for eDP
- DP TX interface
  - Support one DP TX 1.4a interface which combo with USB3.1 Gen1
  - Support 1/2/4lanes for each interface
  - Support 1.62Gbps, 2.7Gbps, 5.4Gbps and 8.1Gbps Serializer
  - Support up to 7680x4320@30Hz
  - Support RGB/YUV(up to 10bit) format
  - Support Single Stream Transport(SST)
  - Support DP Alt mode on USB Type-C
  - Support HDCP2.3, HDCP 1.3
- MIPI DSI interface
  - Support 2 MIPI DPHY 2.0 or CPHY 1.1 interface
  - Support 4 data lanes and 4.5Gbps maximum data rate per lane for DPHY
  - Support 3 data trios and 2.0Gsps maximum data rate per trio for CPHY
  - Support max resolution 4K@60Hz
  - Support dual MIPI display: left-right mode
  - Support RGB(up to 10bit) format
  - Support DSC 1.1/1.2a
- BT.1120 video output interface
  - Support up to 1920x1080@60Hz
  - Support RGB(up to 8bit) format
  - Up to 150MHz data rate

#### 1.2.11 Video Output Processor

- Video ports
  - Video Port0, max output resolution: 7680x4320@60Hz
  - Video Port1, max output resolution: 4096x4320@60Hz
  - Video Port2, max output resolution: 4096x4320@60Hz
  - Video Port3, max output resolution: 2048x1080@60Hz
- Cluster 0/1/2/3
  - Max input and output resolution 4096x4320
  - Support AFBCD
  - Support RGB/YUV/YUYV format
  - Support scale up/down ratio 4~1/4
  - Support rotation
- ESMART 0/1/2/3
  - Max input and output resolution 4096x4320
  - Support RGB/YUV/YUYV format
  - Support scale up/down ratio 8~1/8
  - Support 4 region
- Overlay
  - Support up to 8 layers overlay: 4 cluster/4 esmart
  - Support RGB/YUV domain overlay
- Post process
  - HDR
    - ♦ HDR10/HDR HLG
    - ◆ HDR2SDR/SDR2HDR
  - 3D-LUT/P2I/CSC/BCSH/DITHER/CABC/GAMMA/COLORBAR
- Write back
  - Format: ARGB8888/RGB888/RGB565/YUV420
  - Max resolution: 1920x1080

#### 1.2.12 Audio Interface

- I2S0/I2S1 with 8 channels
  - Up to 8 channels TX and 8 channels RX path
  - Audio resolution from 16bits to 32bits
  - Sample rate up to 192KHz
  - Provides master and slave work mode, software configurable

- Support 3 I2S formats (normal, left-justified, right-justified)
- Support 4 PCM formats (early, late1, late2, late3)
- Support TDM normal, 1/2 cycle left shift, 1 cycle left shift, 2 cycle left shift, right shift mode serial audio data transfer
- I2S, PCM and TDM mode cannot be used at the same time
- I2S2/I2S3 with 2 channels
  - Up to 2 channels for TX and 2 channels RX path
  - Audio resolution from 16bits to 32bits
  - Sample rate up to 192KHz
  - Provides master and slave work mode, software configurable
  - Support 3 I2S formats (normal, left-justified, right-justified)
  - Support 4 PCM formats (early, late1, late2, late3)
  - I2S and PCM cannot be used at the same time
- SPDIF0/SPDIF1
  - Support two 16-bit audio data store together in one 32-bit wide location
  - Support biphase format stereo audio data output
  - Support 16 to 31 bit audio data left or right justified in 32-bit wide sample data buffer
  - Support 16, 20, 24 bits audio data transfer in linear PCM mode
  - Support non-linear PCM transfer
- PDM0/PDM1
  - Up to 8 channels
  - Audio resolution from 16bits to 24bits
  - Sample rate up to 192KHz
  - Support PDM master receive mode
- Digital Audio Codec
  - Support 2 channels digital DAC
  - Support I2S/PCM interface, master and slave mode
  - Support 16 bit sample resolution
  - Support three modes of mixing for every digital DAC channel
  - Support volume control
- VAD(Voice Activity Detection)
  - Support read voice data from I2S/PDM
  - Support voice amplitude detection
  - Support Multi-Mic array data storing
  - Support a level combined interrupt

#### 1.2.13 Connectivity

- SDIO interface
  - Compatible with SDIO3.0 protocol
  - 4-bit data bus widths
- GMAC 10/100/1000M Ethernet controller
  - Support one Ethernet controllers
  - Support 10/100/1000-Mbps data transfer rates with the RGMII interfaces
  - Support 10/100-Mbps data transfer rates with the RMII interfaces
  - Support both full-duplex and half-duplex operation
- USB3.1 Gen1
  - Support USB3.1 Gen1,equal to USB3.2 Gen1 and USB3.0,up to 5Gbps datarate
  - Embedded 1 USB3.1 OTG interfaces which combo with DP TX (USB3OTG 0)
  - Embedded 1 USB3.1 Host interface which combo with Combo PIPE PHY2 (USB3OTG 2)
  - Compatible Specification
    - ◆ Universal Serial Bus 3.0 Specification, Revision 1.0
    - ◆ Universal Serial Bus Specification, Revision 2.0 (exclude USB3OTG\_2)
    - ◆ eXtensible Host Controller Interface for Universal Serial Bus (xHCI), Revision 1.1
  - Support Control/Bulk (including stream)/Interrupt/Isochronous Transfer

- Simultaneous IN and OUT transfer for USB3.1 Gen1
- Descriptor caching and data pre-fetching used to improve system performance in high-latency systems
- LPM protocol in USB 2.0 (exclude USB3OTG\_2) and U0, U1, U2, and U3 states for USB3.1 Gen1
- USB3.1 Gen1 Device Features
  - Up to 10 IN endpoints, including control endpoint 0
  - ◆ Up to 6 OUT endpoints, including control endpoint 0
  - ◆ Up to 16 endpoint transfer resources, each one for each endpoint
  - Flexible endpoint configuration for multiple applications/USB set-configuration modes
  - Hardware handles ERDY and burst
  - Stream-based bulk endpoints with controller automatically initiating data movement
  - ◆ Isochronous endpoints with isochronous data in data buffers
  - ◆ Flexible Descriptor with rich set of features to support buffer interrupt moderation, multiple transfers, isochronous, control, and scattered buffering support
- USB3.1 Gen1 xHCI Host Features
  - Support up to 64 devices
  - ◆ Support 1 interrupter
  - ◆ Support 1 USB2.0 port (exclude USB3OTG 2) and 1 Super-Speed port
  - Support standard or open-source xHCI and class driver
- USB3.1 Gen1 Dual-Role Device (DRD) Features
  - ◆ Static Device Operation
  - ♦ Static Host Operation
  - ◆ USB3.1/USB2.0 OTG A device and B device basing on ID, USB3OTG\_2 only support USB3.1 Gen1
  - ♦ Not Support USB3.1/USB2.0 OTG session request protocol (SRP), host negotiation protocol (HNP) and Role Swap Protocol (RSP)
- Miscellaneous Features
  - ◆ USB2.0 PHY support Battery Charge detection
  - ◆ USB3OTG\_0 support USB Type-C and DP Alt Mode
  - ◆ USB3OTG 2 PHY combos with PCIE and SATA
- USB 2.0 Host
  - Compatible with USB 2.0 specification
  - Support two USB 2.0 Host
  - Supports high-speed(480Mbps), full-speed(12Mbps) and low-speed(1.5Mbps) mode
  - Support Enhanced Host Controller Interface Specification (EHCI), Revision 1.0
  - Support Open Host Controller Interface Specification (OHCI), Revision 1.0a
- Combo PIPE PHY Interface
  - Support two Combo PIPE PHYs with PCIe2.1/SATA3.0/USB3.1 controller
  - Combo PIPE PHY0 support one of the following interfaces
    - ◆ SATA
    - ♦ PCIe2.1
  - Combo PIPE PHY2 support one of the following interfaces
    - ◆ SATA
    - ◆ PCIe2.1
    - ◆ USB3.1 Gen1
  - PCIe2.1 Interface
    - ◆ Compatible with PCI Express Base Specification Revision 2.1
    - ◆ Support 1 lane for each PCIe2.1 interface
    - Support Root Complex(RC) only
    - ♦ Support 5Gbps data rate
  - SATA Interface
    - ◆ Compatible with Serial ATA 3.1 and AHCI revision 1.3.1
    - Support eSATA

- ◆ Support 1 port for each SATA interface
- Support 6Gbps data rate
- SPI interface
  - Support 5 SPI Controllers(SPI0-SPI4)
  - Support two chip-select output
  - Support serial-master and serial-slave mode, software-configurable
- I2C Master controller
  - Support 9 I2C Master(I2C0-I2C8)
  - Support 7bits and 10bits address mode
  - Software programmable clock frequency
  - Data on the I2C-bus can be transferred at rates of up to 100k bits/s in the Standard-mode, up to 400k bits/s in the Fast-mode
- UART interface
  - Support 10 UART interfaces(UART0-UART9)
  - Embedded two 64-byte FIFO for TX and RX operation respectively
  - Support 5bit, 6bit, 7bit, 8bit serial data transmit or receive
  - Standard asynchronous communication bits such as start, stop and parity
  - Support different input clock for UART operation to get up to 4Mbps baud rate
  - Support auto flow control mode for all UART

#### 1.2.14 Others

- Multiple group of GPIO
  - All of GPIOs can be used to generate interrupt
  - Support level trigger and edge trigger interrupt
  - Support configurable polarity of level trigger interrupt
  - Support configurable rising edge, falling edge and both edge trigger interrupt
  - Support configurable pull direction(a weak pull-up and a weak pull-down)
  - Support configurable drive strength
- Temperature Sensor (TS-ADC)
  - Support User-Defined Mode and Automatic Mode
  - In User-Defined Mode, start\_of\_conversion can be controlled completely by software, and also can be generated by hardware.
  - In Automatic Mode, the temperature of alarm(high/low temperature) interrupt can be configurable
  - In Automatic Mode, the temperature of system reset can be configurable
  - Support to 7 channel TS-ADC, the temperature criteria of each channel can be configurable
  - -40~125°C temperature range and 1°C temperature resolution
- Successive approximation ADC (SARADC)
  - 12-bit resolution
  - Up to 1MS/s sampling rate
  - 6 single-ended input channels
- OTP
  - Support 32Kbit space and higher 4k address space is non-secure part.
  - Support read and program word mask in secure model
  - Support maximum 32 bit OTP program operation
  - Support maximum 16 word OTP read operation
  - Program and Read state can be read
  - Program fail address record
- Package Type
  - FCCSP1253L (body: 17mm x 17mm; ball size: 0.26mm; ball pitch: 0.4mm)

## 1.3 Block Diagram

The following diagram shows the basic block diagram.




Fig.1-1 Block Diagram

## **Chapter 2 Package Information**

### 2.1 Order Information

Orderable Device	RoHS status	Package	Package Q'ty	Device Feature
RK3588S	RoHS	FCCSP1253L	900pcs by tray	Application processor
RK3588S-D	RoHS	FCCSP1253L	900pcs by tray	Application processor with Dolby Audio™

## 2.2 Top Marking




Fig.2-1 Package definition




Fig.2-2 Package definition

## 2.3 Package Dimension




Fig.2-3 Package Top View




Fig.2-4 Package Bottom View




Fig.2-4 Package Side View

	Dim	ensior	n in	Dimension in			
Symbol		mm		inch			
	MIN	NOM	MAX	MIN	NOM	MAX	
Α	1.163	1.240	1.317	0.046	0.049	0.052	
A1	0.120	0.170	0.220	0.005	0.007	0.009	
A2	1.012	1.070	1.128	0.040	0.042	0.044	
A3	0.570	0.600	0.630	0.022	0.024	0.025	
С	0.420	0.470	0.520	0.017	0.019	0.020	
D	16.900	17.000	17.100	0.665	0.669	0.673	
E	16.900	17.000	17.100	0.665	0.669	0.673	
D1		16.400			0.646		
E1		16.400			0.646		
е		0.400			0.016		
ь	0.210	0.260	0.310	0.008	0.010	0.012	
aaa		0.100			0.004	•	
ccc		0.150		0.006			
ddd		0.130		0.005			
eee		0.150		0.006			
fff				0.002			
MD/ME	42/42						

Fig.2-5 Package Dimension

## 2.4 Pin Number List

Table 2-1 Pin Number Order Information

No.   Apr.   A			Dia News	D:
SSS_2	Pin Name	Pin	Pin Name	Pin
DOR. CHI. DQSIP. C				
DOR CHI DOSIN C				
GOR CHI JOY   CONTROL   AS	DDR_CH1_DQS1P_C	A3	DDR_CH0_DQS0P_B	B2
GRR CHI WCKIN C	DDR_CH1_DQS1N_C	A4	VSS_4	B3
DRR. CHI, DOSDIP C		A5	VSS_5	B5
DOR. CHI. JOGGIN C.   A99	DDR_CH1_WCK1N_C	A6	DDR_CH1_WCK1P_C	B6
DDR. CHI. DOILO C.   A12	DDR_CH1_A3_C	A7	DDR_CH1_A6_C	B7
DDR. CHI. DOILO C.   A12	DDR CH1 DQS0P C	A9	VSS 6	B8
DOR. CHI   DOZIO C		A10		B9
DOR. CHI, LEWAY CORELINGS C.   ALS   DOR. CHI, LOGA C.   DOR. CHI, ASC.   ALS   DOR. CHI, LOGA C.   DOR. CHI, LOGA C.   CORE, CORE				
DOR. CHI. DO34. C.   A15   DOR. CHI. DQQ C.   B12   DOR. CHI. DQ44. CKEQUPS CSO C.   A16   DOR. CHI. DQ44. CKEQUPS CSO C.   A18   VSS D.   WSS D.   CHI. DV44. CKEQUPS CSO C.   A18   VSS D.   CHI. DV44. CKEQUPS CSO C.   A18   VSS D.   CHI. DV44. CKEQUPS CSO C.   B16   CHI. DV44. CKEQUPS CSO C.   A18   VSS D.   CHI. DV44. CKEQUPS CSO C.   B16   CHI. DV44. CKEQUPS CSO C.   A19   CHI. DV44. CKEQUPS CSO C.   B16   CHI. DV44. CKEQUPS CSO CSO CSO CKEQUES CSO CSO CSO CSO CSO CSO CSO CSO CSO CS				
DOR. CHI. JOHAY. CREATER ST. C				
DOR. CHI, LPAYAX, CSELO, LPAYAX, CSELO, C.   A18				
DOR. CHI. LD94.K. CSI. C   A39   DOR. CHI. LD94.K. CSO. C   B15   DOR. CHI. DQ2. C   A20   DOR. CHI. DQ3. C   B16   B17   DOR. CHI. LM4X. CSI. D   B17   DOR. CHI. LM4X. CSI. D   B17   DOR. CHI. LM4X. CSI. D   A21   VSS. 10   DOR. CHI. A0. C   B19   B17   DOR. CHI. A0. C   B19   B20   DOR. CHI. A0. D   A26   DOR. CHI. DQ3. C   B21   B21   DOR. CHI. A0. C   B22   DOR. CHI. A0. C   B23   DOR. CHI. A0. C   B23   DOR. CHI. A0. C   B23   DOR. CHI. A0. C   B24   B25   DOR. CHI. A0. C   B24   B25   DOR. CHI. A0. C   B25   DOR. CHI. B0. C   B25				
DOR. CHI. DQ1.C				
DDR. CHI. JAPAK. CS. I. D				
DOR. CHI. DOQ. D				
DOR. CHI. DQD   DOR. CHI. DQD   A26   DOR. CHI. DQD   A26   DOR. CHI. DQD   A26   DOR. CHI. DQD   A27   VSS. 12   E21   E21				
DOR. CHI. A0 D				
DOR. CH. DQ2. D				
DOR. CHI. JOZ. D   DOR. CHI. JOZ. D   DOR. CHI. DQL D   DAJ. DVS. 13   DOR. CHI. DQL D   DAJ. DVS. 13   DOR. CHI. DQL D   DAJ. DVS. 14   DOR. CHI. DQL D   DOR. CHI. DQL D   DOR. CHI. DQL D   DOR. CHI. LV4/AX. CKE0/LPS. CSO. D   A33				
DOR. CHI. LPI/AY. CKE1/LPS CSI. D				
DOR. CH.   DOY, CH.   LP4/4X (CRE)/LP5 (CS) D				
DDR. CH.I. DQLS D	DDR_CH1_A2_D	A30	VSS_13	B23
DDR. CHI. JAG. D   DDR. CHI. JAJ. D   DBJ. D   DDR. CHI. JAJ. D   DBJ. D   DDR. CHI. JAJ. D   DBJ. D		A31	DDR_CH1_DQ2_D	B24
DDR. CHI. J. L.		A32	DDR_CH1_RESET_D	B25
DDR. CHI. LIPA/AX CKEO/LPS CSO. D		A33		B26
DDR. CHI. MCKIP D	DDR_CH1_LP4/4X_CKE0/LP5_CS0_D		VSS_15	B27
DDR. CH1 MCKIP D				
DDR. CHI. MCKND. D   DDR. CHI. MCKND. D   DDR. CHI. ZQ. D   DDR. CHI. ZQ. D   A40   DDR. CHI. DQI.2. D   B32   DDR. CHI. DQSND. D   A41   DDR. CHI. DQI.2. D   B33   SSS. 3   A42   VSS. 18   B34   DDR. CHI. QCI.2. D   B35   SSS. 3   A42   VSS. 18   B34   DDR. CHI. CQ. D   B35   DDR. CHI. CQ. D   B35   DDR. CHI. CQ. D   B35   B35   DDR. CHI. MCKIN. D   B35   DDR. CHI. MCKIN. D   B36   B36   DDR. CHI. MCKIN. D   B37   DDR. CHI. MCKIN. D   B37   DDR. CHI. MCKIN. D   B38   DDR. CHI. MCKIN. D   B37   DDR. CHI. MCKIN. D   B38   VSS. 297   AA6   AA7   VSS. 227   B40   VSS. 298   AA7   VSS. 227   B40   VSS. 299   AA7   AA8   DDR. CHI. DQSOP. D   B41   VSS. 300   AA9   VSS. 230   AA11   HDMI. TNO. DSDP.EDP. TNO. DJP   BA2   VSS. 301   AA11   HDMI. TNO. DSP.EDP. TNO. DJP   BA3   VSS. 303   AA14   HDMI. TNO. DSP.EDP. TNO. DJP   BA3   VSS. 304   AA19   HDMI. TNO. DSP.EDP. TNO. DJP   BA3   VSS. 305   AA19   HDMI. TNO. DSP.EDP. TNO. DJP   BA3   VSS. 306   AA22   AA25   AA25   AA26   AA27   AA28   AVSS. 118   DDR. CHI. MCMP. D   BA5   VSS. 306   AA21   HDMI. TNO. DSP.EDP. TNO. DJP   BA5   VSS. 306   AA21   HDMI. TNO. DSP.EDP. TNO. DJP   BA5   VSS. 306   AA22   AA25   HDMI. TNO. DSP.EDP. TNO. DJP   BA5   VSS. 306   AA23   HDMI. TNO. DSP.EDP. TNO. DJP   BA5   VSS. 306   AA24   AA26   AVSS. 118   BA9   VDD. CPU. LIT MEM. 1   AA28   AVSS. 118   BA9   VDD. CPU. LIT MEM. 1   AA28   AVSS. 118   BA9   VDD. CPU. LIT MEM. 1   AA28   AVSS. 118   BA9   VDD. CPU. LIT MEM. 1   AA29   AA39   TYPECO. SSRINI/OPD. TXIN   BA11   VSS. 309   AA31   AA30   TYPECO. SSRINI/OPD. TXIN   BA12   VSS. 309   AA31   AA30   TYPECO. SSRINI/OPD. TXIN   BA13   VSS. 319   AA31   AA30   AA31   HDMI. TNO. DSP.MIPI. CPHY1. TX. TRIO. A   BA14   VSS. 319   AA39   AA39   MSS. 110   AA39   AA39   MSS. 110   AA39   MSS. 110   AA39   AA39   MSS. 110   AA39   AA39   MSS. 110   AA31   AA30   MSS. 110   AA31   AA30   TYPECO. SSRINI/OPD. TXIN   BA14   VSS. 311   BA15   VSS. 312   AB24   MSS. 119   AA26   AR27   AR28   AR28   MSS. 118   BA39   DDR. CHO. DQI. A   AB41   AB5				
DDR. CHI. VCKON. D				
DDR. CHI. JOSON D				
DDR. CHI. DQSON. D				
SSS 3				
DDR. CHO. CK.A				
DDR. CHO. CK.A				
SSS 296				
DDR. CHO. DQ1.B				
VSS 298         AA7         VSS 229         B49           VSS 298         AA8         DDR CHI, DQSDP, D         B41           VSS 300         AA9         VSS 23         B42           VSS 301         AA10         HDMI, TXO, SBDP/EDP, TXO, AUXP         BA1           VSS 302         AA11         HDMI, TXO, SBDP/EDP, TXO, DAYP         BA2           VSS 303         AA12         AVSS 116         BA3           DDR, CHO, PLL, AVSS         AA12         AVSS 116         BA3           DDR, CHO, PLL, AVSS         AA14         HDMI, TXO, DON/EDP, TXO, DDN         BA4           VSS 306         AA23         AVSS, 117         BA6           VSS 306         AA23         HDMI, TXO, D2N/EDP, TXO, DZN         BA7           PLL, AVSS         AA26         TYPECO, SBUJ/IPDP, AUXP         BA8           VDD, CPU, LIT MEM 1         AA28         AVSS, 118         BA9           VDD, CPU, LIT MEM 2         AA29         TYPECO, SSRX, MIXPD, TXIN         BA11           VSS 308         AA23				
VSS 298				
SSS 299				
Sys. 300         AA9         VSS. 23         B42           VSS. 301         AA10         HDMI, TXO, SBDP/EDP, TXO, DJXP         BA1           VSS. 302         AA11         HDMI, TXO, D3P/EDP, TXO, DJXP         BA2           VSS. 303         AA12         AVSS, 116         BA3           DDR CHO, PLL, AVSS         AA14         HDMI, TXO, DDW,EDP, TXO, DDN         BA4           VSS. 304         AA19         HDMI, TXO, DIP/EDP, TXO, DIP         BA5           VSS. 305         AA22         AVSS, 117         BA6           VSS. 306         AA23         HDMI, TXO, DIP/EDP, TXO, DIP         BA6           VSS. 306         AA23         HDMI, TXO, DZW,EDP, TXO, DZN         BA7           PLL, AVSS         AA26         TYPECO, SSU,TYPOPO, AUXP         BA8           VDD, CPU, LLT, MEM 1         AA28         AVSS, 118         BA9           VDD, CPU, LLT, MEM 2         AA29         TYPECO, SSRI,TNOPO, TXON         BA16           VSS, 307         AA31         AVSS, 119         BA12           VSS, 308         AA37         TYPECO, SSRI,TNOPO, TXIN         BA13           VSS, 309         AA31         AVSS, 119         BA12           VSS, 310         AA39         TYPECO, SSRI,TNOPO, TXIN         BA13				
SSS 301				
SSS 302				
SSS 303				BA1
DDR CHO_PLL_AVSS	VSS_302	AA11	HDMI_TX0_D3P/EDP_TX0_D3P	BA2
VSS 304         AA19         HDMI TXO D1P/EDP TXO D1P         BA5           VSS 305         AA22         AVSS 117         BA6           VSS 306         AA23         HDMI TXO D2N/EDP TXO D2N         BA7           PLL AVSS         AA26         TYPECO SBU1/DPO AUXP         BA8           VDD CPU LIT MEM 1         AA28         AVSS 118         BA9           VDD CPU LIT MEM 2         AA29         TYPECO SSRX1N/DPO TXON         BA10           VDD CPU LIT MEM 3         AA30         TYPECO SSRX1N/DPO TXON         BA11           VSS 307         AA31         AVSS 119         BA12           VSS 308         AA37         TYPECO SSRX2N/DPO TXXN         BA13           VSS 310         AA38         TYPECO SSRX2N/DPO TX3N         BA14           VSS 311         AA40         MIPI DPHY1 TX D1P/MIPI CPHY1 TX TRIO A         BA16           EMMC D2/FSP1 D2 M0/GPIO2 D2 u         AA41         MIPI DPHY1 TX D1P/MIPI CPHY1 TX TRIO A         BA16           VSS 311         AA40         MIPI DPHY1 TX CLKN/MIPI CPHY1 TX TRIO B         BA18           VSS 312         AB2         MIPI DPHY1 TX D1P/MIPI CPHY1 TX TRIO B         BA16           VSS 312         AB3         MIPI DPHY1 TX D2P/MIPI CPHY1 TX TRIO B         BA20           DDR CHO DQ3 A <td>VSS_303</td> <td>AA12</td> <td>AVSS_116</td> <td>BA3</td>	VSS_303	AA12	AVSS_116	BA3
VSS 305         AA22         AVSS 117         BA6           VSS 306         AA23         HDMI TXO D2N/EDP TXO D2N         BA7           PLL AVSS         AA26         TYPECO SBU1/DPO AUXP         BA8           VDD CPU LIT MEM 1         AA28         AVSS 118         BA9           VDD CPU LIT MEM 2         AA29         TYPECO SSRXIN/DPO TXON         BA10           VDD CPU LIT MEM 3         AA30         TYPECO SSRXIN/DPO TXIN         BA11           VSS 307         AA31         AVSS 119         BA12           VSS 308         AA37         TYPECO SSRXIN/DPO TXIN         BA11           VSS 309         AA38         TYPECO SSRXIN/DPO TXIN         BA14           VSS 310         AA39         AVSS 120         BA15           VSS 311         AA40         MIPI DPHY1 TX DON/MIPI CPHY1 TX TRIO0 A         BA16           EMMC D2/FSPI D2 M0/GPIO2 D2 u         AA41         MIPI DPHY1 TX D1P/MIPI CPHY1 TX TRIO1 A         BA16           EMMC D3/FSPI D3 M0/GPIO2 D3 u         AA42         AVSS 121         BA18           VSS 312         AB2         MIPI DPHY1 TX D2P/MIPI CPHY1 TX TRIO1 B         BA18           VSS 312         AB3         MIPI DPHY1 TX D2P/MIPI CPHY1 TX TRIO2 B         BA20           DDR CHO DQ1 A         AB4 </td <td>DDR_CH0_PLL_AVSS</td> <td>AA14</td> <td></td> <td>BA4</td>	DDR_CH0_PLL_AVSS	AA14		BA4
VSS 305         AA22         AVSS 117         BA6           VSS 306         AA23         HDMI TXO D2N/EDP TXO D2N         BA7           PLL AVSS         AA26         TYPECO SBU1/DPO AUXP         BA8           VDD CPU LIT MEM 1         AA28         AVSS 118         BA9           VDD CPU LIT MEM 2         AA29         TYPECO SSRXIN/DPO TXON         BA10           VDD CPU LIT MEM 3         AA30         TYPECO SSRXIN/DPO TXIN         BA11           VSS 307         AA31         AVSS 119         BA12           VSS 308         AA37         TYPECO SSRXIN/DPO TXIN         BA11           VSS 309         AA38         TYPECO SSRXIN/DPO TXIN         BA14           VSS 310         AA39         AVSS 120         BA15           VSS 311         AA40         MIPI DPHY1 TX DON/MIPI CPHY1 TX TRIO0 A         BA16           EMMC D2/FSPI D2 M0/GPIO2 D2 u         AA41         MIPI DPHY1 TX D1P/MIPI CPHY1 TX TRIO1 A         BA16           EMMC D3/FSPI D3 M0/GPIO2 D3 u         AA42         AVSS 121         BA18           VSS 312         AB2         MIPI DPHY1 TX D2P/MIPI CPHY1 TX TRIO1 B         BA18           VSS 312         AB3         MIPI DPHY1 TX D2P/MIPI CPHY1 TX TRIO2 B         BA20           DDR CHO DQ1 A         AB4 </td <td>VSS 304</td> <td>AA19</td> <td>HDMI TX0 D1P/EDP TX0 D1P</td> <td>BA5</td>	VSS 304	AA19	HDMI TX0 D1P/EDP TX0 D1P	BA5
VSS 306			AVSS 117	
PLL AVSS				
VDD CPU_LIT_MEM_1				
VDD_CPU_LIT_MEM_2				
VDD_CPU_LIT_MEM_3				
VSS 307				
VSS 308				
VSS 309				
VSS 310         AA39         AVSS 120         BA15           VSS 311         AA40         MPI DPHY1 TX DON/MIPI CPHY1 TX TRIO0 A         BA16           EMMC D2/FSPI D2 M0/GPIO2 D2 u         AA41         MIPI DPHY1 TX D1P/MIPI CPHY1 TX TRIO1 A         BA17           EMMC D3/FSPI D3 M0/GPIO2 D3 u         AA42         AVSS 121         BA18           VSS 312         AB2         MIPI DPHY1 TX CLKN/MIPI CPHY1 TX TRIO1 B         BA19           DDR CH0 DQ3 A         AB3         MIPI DPHY1 TX D2P/MIPI CPHY1 TX TRIO2 B         BA20           DDR CH0 DQ1 A         AB4         AVSS 122         BA21           DDR CH0 DQ4 A         AB5         MIPI DPHY1 TX D3N/MIPI CPHY1 TX TRIO2 C         BA22           VSS 313         AB6         MIPI DPHY1 TX D0P/MIPI CPHY1 TX TRIO0 B         BA23           VSS 314         AB9         AVSS 123         BA24           VSS 315         AB10 MIPI DPHY1 RX D1N/MIPI CPHY1 RX TRIO0 C         BA25           VSS 316         AB11 MIPI DPHY1 RX CLKP/MIPI CPHY1 RX TRIO1 C         BA26           VSS 317         AB12 AVSS 124         BA26           DDR CH0 PLL DVDD         AB14 MIPI DPHY1 RX D2N/MIPI CPHY1 RX TRIO2 A         BA28           VSS 319         AB20 AVSS 125         BA30           VSS 320         AB21 MIPI DPHY0 TX D0N/MIPI				
NAME				
EMMC_D2/FSPI_D2_M0/GPIO2_D2_u         AA41         MIPI_DPHY1_TX_D1P/MIPI_CPHY1_TX_TRIO1_A         BA17           EMMC_D3/FSPI_D3_M0/GPIO2_D3_u         AA42         AVSS_121         BA18           VSS_312         AB2         MIPI_DPHY1_TX_CLKN/MIPI_CPHY1_TX_TRIO1_B         BA19           DDR_CH0_DQ3_A         AB3         MIPI_DPHY1_TX_D2P/MIPI_CPHY1_TX_TRIO2_B         BA20           DDR_CH0_DQ1_A         AB4         AVSS_122         BA21           DDR_CH0_DQ4_A         AB5         MIPI_DPHY1_TX_D3N/MIPI_CPHY1_TX_TRIO2_C         BA22           VSS_313         AB6         MIPI_DPHY1_RX_D0P/MIPI_CPHY1_RX_TRIO0_B         BA23           VSS_314         AB9         AVSS_123         BA24           VSS_315         AB10         MIPI_DPHY1_RX_D1N/MIPI_CPHY1_RX_TRIO0_C         BA25           VSS_316         AB11         MIPI_DPHY1_RX_CLKP/MIPI_CPHY1_RX_TRIO1_C         BA26           VSS_317         AB12         AVSS_124         BA27           DDR_CH0_PLL_DVDD         AB14         MIPI_DPHY1_RX_D2N/MIPI_CPHY1_RX_TRIO2_A         BA28           VSS_318         AB19         MIPI_DPHY1_RX_D3P/NO_USE         BA29           VSS_319         AB20         AVSS_125         BA30           VSS_320         AB21         MIPI_DPHY0_TX_D0N/MIPI_CPHY0_TX_TRIO0_A				
EMMC_D3/FSPI_D3_M0/GPIO2_D3_u				
NSS_312				
DDR CH0 DQ3 A   AB3				
DDR CH0 DQ1 A				
DDR CH0 DQ4 A				
VSS 313         AB6         MIPI_DPHY1_RX_DOP/MIPI_CPHY1_RX_TRIO0_B         BA23           VSS 314         AB9         AVSS 123         BA24           VSS 315         AB10         MIPI_DPHY1_RX_DIN/MIPI_CPHY1_RX_TRIO0_C         BA25           VSS 316         AB11         MIPI_DPHY1_RX_CLKP/MIPI_CPHY1_RX_TRIO1_C         BA25           VSS 317         AB12         AVSS 124         BA27           DDR_CH0_PLL_DVDD         AB14         MIPI_DPHY1_RX_D2N/MIPI_CPHY1_RX_TRIO2_A         BA28           VSS 318         AB19         MIPI_DPHY1_RX_D3P/NO_USE         BA29           VSS 319         AB20         AVSS_125         BA30           VSS_320         AB21         MIPI_DPHY0_TX_D0N/MIPI_CPHY0_TX_TRIO0_A         BA31           VSS_321         AB22         MIPI_DPHY0_TX_D0N/MIPI_CPHY0_TX_TRIO1_A         BA32           VSS_322         AB23         AVSS_126         BA33           VSS_323         AB24         MIPI_DPHY0_TX_CLKN/MIPI_CPHY0_TX_TRIO1_B         BA34           PLL_AVDD1V8         AB25         MIPI_DPHY0_TX_D2P/MIPI_CPHY0_TX_TRIO2_B         BA35           VDD_CPU_LIT_1         AB31         AVSS_127         BA36           VSS_324         AB32         MIPI_DPHY0_TX_D3N/MIPI_CPHY0_TX_TRIO2_C         BA37 <td< td=""><td></td><td></td><td></td><td></td></td<>				
VSS 314         AB9         AVSS 123         BA24           VSS 315         AB10         MIPI DPHY1 RX D1N/MIPI CPHY1 RX TRIO0 C         BA25           VSS 316         AB11         MIPI DPHY1 RX CLKP/MIPI CPHY1 RX TRIO1 C         BA26           VSS 317         AB12         AVSS 124         BA27           DDR CH0 PLL DVDD         AB14         MIPI DPHY1 RX D2N/MIPI CPHY1 RX TRIO2 A         BA28           VSS 318         AB19         MIPI DPHY1 RX D3P/NO USE         BA29           VSS 319         AB20         AVSS 125         BA30           VSS 320         AB21         MIPI DPHY0 TX D0N/MIPI CPHY0 TX TRIO0 A         BA31           VSS 321         AB22         MIPI DPHY0 TX D1P/MIPI CPHY0 TX TRIO1 A         BA32           VSS 322         AB23         AVSS 126         BA33           VSS 323         AB24         MIPI DPHY0 TX CLKN/MIPI CPHY0 TX TRIO1 B         BA34           PLL AVDD1V8         AB25         MIPI DPHY0 TX D2P/MIPI CPHY0 TX TRIO2 B         BA35           VDD CPU LIT 1         AB31         AVSS 127         BA36           VSS 324         AB32         MIPI DPHY0 TX D3N/MIPI CPHY0 TX TRIO2 C         BA37           VSS 325         AB33         MIPI DPHY0 TX D0P/MIPI CPHY0 TX TRIO0 B         BA38 <t< td=""><td>DDR_CH0_DQ4_A</td><td>AB5</td><td></td><td>BA22</td></t<>	DDR_CH0_DQ4_A	AB5		BA22
VSS_315         AB10         MIPI_DPHY1_RX_D1N/MIPI_CPHY1_RX_TRIO0_C         BA25           VSS_316         AB11         MIPI_DPHY1_RX_CLKP/MIPI_CPHY1_RX_TRIO1_C         BA26           VSS_317         AB12         AVSS_124         BA27           DDR_CH0_PLL_DVDD         AB14         MIPI_DPHY1_RX_D2N/MIPI_CPHY1_RX_TRIO0_A         BA28           VSS_318         AB19         MIPI_DPHY1_RX_D3P/NO_USE         BA29           VSS_319         AB20         AVSS_125         BA30           VSS_320         AB21         MIPI_DPHY0_TX_D0N/MIPI_CPHY0_TX_TRIO0_A         BA31           VSS_321         AB22         MIPI_DPHY0_TX_D1P/MIPI_CPHY0_TX_TRIO1_A         BA32           VSS_323         AB24         MIPI_DPHY0_TX_CLKN/MIPI_CPHY0_TX_TRIO1_B         BA33           VSS_323         AB24         MIPI_DPHY0_TX_D2P/MIPI_CPHY0_TX_TRIO1_B         BA34           PLL_AVDD1V8         AB25         MIPI_DPHY0_TX_D2P/MIPI_CPHY0_TX_TRIO2_B         BA35           VDD_CPU_LIT_1         AB31         AVSS_127         BA36           VSS_324         AB32         MIPI_DPHY0_TX_D3N/MIPI_CPHY0_TX_TRIO2_C         BA37           VSS_325         AB33         MIPI_DPHY0_RX_D0P/MIPI_CPHY0_RX_TRIO0_B         BA38           VSS_326         AB34         MIPI_DPHY0_RX_D1P/MIPI_CPHY0_RX_T	VSS_313	AB6	MIPI_DPHY1_RX_D0P/MIPI_CPHY1_RX_TRIO0_B	BA23
VSS_315         AB10         MIPI_DPHY1_RX_D1N/MIPI_CPHY1_RX_TRIO0_C         BA25           VSS_316         AB11         MIPI_DPHY1_RX_CLKP/MIPI_CPHY1_RX_TRIO1_C         BA26           VSS_317         AB12         AVSS_124         BA27           DDR_CH0_PLL_DVDD         AB14         MIPI_DPHY1_RX_D2N/MIPI_CPHY1_RX_TRIO2_A         BA28           VSS_318         AB19         MIPI_DPHY1_RX_D3P/NO_USE         BA29           VSS_319         AB20         AVSS_125         BA30           VSS_320         AB21         MIPI_DPHY0_TX_D0N/MIPI_CPHY0_TX_TRIO0_A         BA31           VSS_321         AB22         MIPI_DPHY0_TX_D1P/MIPI_CPHY0_TX_TRIO1_A         BA32           VSS_323         AB24         MIPI_DPHY0_TX_CLKN/MIPI_CPHY0_TX_TRIO1_B         BA33           VSS_323         AB24         MIPI_DPHY0_TX_D2P/MIPI_CPHY0_TX_TRIO1_B         BA34           PLL_AVDD1V8         AB25         MIPI_DPHY0_TX_D2P/MIPI_CPHY0_TX_TRIO2_B         BA35           VDD_CPU_LIT_1         AB31         AVSS_127         BA36           VSS_324         AB32         MIPI_DPHY0_TX_D3N/MIPI_CPHY0_TX_TRIO2_C         BA37           VSS_325         AB33         MIPI_DPHY0_RX_D0P/MIPI_CPHY0_RX_TRIO0_B         BA38           VSS_326         AB34         MIPI_DPHY0_RX_D1P/MIPI_CPHY0_RX_T	VSS_314	AB9	AVSS_123	BA24
VSS_316         AB11         MIPI_DPHY1_RX_CLKP/MIPI_CPHY1_RX_TRIO1_C         BA26           VSS_317         AB12         AVSS_124         BA27           DDR_CH0_PLL_DVDD         AB14         MIPI_DPHY1_RX_D2N/MIPI_CPHY1_RX_TRIO2_A         BA28           VSS_318         AB19         MIPI_DPHY1_RX_D3P/NO_USE         BA29           VSS_319         AB20         AVSS_125         BA29           VSS_320         AB21         MIPI_DPHY0_TX_D0N/MIPI_CPHY0_TX_TRIO0_A         BA31           VSS_321         AB22         MIPI_DPHY0_TX_D1P/MIPI_CPHY0_TX_TRIO1_A         BA32           VSS_322         AB23         AVSS_126         BA33           VSS_323         AB24         MIPI_DPHY0_TX_CLKN/MIPI_CPHY0_TX_TRIO1_B         BA34           PLL_AVDD1V8         AB25         MIPI_DPHY0_TX_D2P/MIPI_CPHY0_TX_TRIO2_B         BA35           VDD_CPU_LIT_1         AB31         AVSS_127         BA36           VSS_324         AB31         AVSS_127         BA36           VSS_325         AB33         MIPI_DPHY0_TX_D3N/MIPI_CPHY0_TX_TRIO2_C         BA37           VSS_326         AB33         MIPI_DPHY0_RX_D0P/MIPI_CPHY0_RX_TRIO0_B         BA38           VSS_326         AB34         MIPI_DPHY0_RX_D1P/MIPI_CPHY0_RX_TRIO0_A         BA40				
VSS_317         AB12         AVSS_124         BA27           DDR_CH0_PLL_DVDD         AB14         MIPI_DPHY1_RX_D2N/MIPI_CPHY1_RX_TRIO2_A         BA28           VSS_318         AB19         MIPI_DPHY1_RX_D3P/NO_USE         BA29           VSS_319         AB20         AVSS_125         BA30           VSS_320         AB21         MIPI_DPHY0_TX_D0N/MIPI_CPHY0_TX_TRIO0_A         BA31           VSS_321         AB22         MIPI_DPHY0_TX_D1P/MIPI_CPHY0_TX_TRIO1_A         BA32           VSS_322         AB23         AVSS_126         BA33           VSS_323         AB24         MIPI_DPHY0_TX_CLKN/MIPI_CPHY0_TX_TRIO1_B         BA34           PLL_AVDD1V8         AB25         MIPI_DPHY0_TX_D2P/MIPI_CPHY0_TX_TRIO2_B         BA35           VDD_CPU_LIT_1         AB31         AVSS_127         BA36           VSS_324         AB32         MIPI_DPHY0_TX_D3N/MIPI_CPHY0_TX_TRIO2_C         BA37           VSS_325         AB33         MIPI_DPHY0_RX_D0P/MIPI_CPHY0_RX_TRIO0_B         BA38           VSS_326         AB34         MIPI_DPHY0_RX_D1P/MIPI_CPHY0_RX_TRIO1_A         BA40				
DDR_CH0_PLL_DVDD         AB14         MIPI_DPHY1_RX_D2N/MIPI_CPHY1_RX_TRIO2_A         BA28           VSS_318         AB19         MIPI_DPHY1_RX_D3P/NO_USE         BA29           VSS_319         AB20         AVSS_125         BA30           VSS_320         AB21         MIPI_DPHY0_TX_D0N/MIPI_CPHY0_TX_TRIO0_A         BA31           VSS_321         AB22         MIPI_DPHY0_TX_D1P/MIPI_CPHY0_TX_TRIO1_A         BA32           VSS_322         AB23         AVSS_126         BA33           VSS_323         AB24         MIPI_DPHY0_TX_CLKN/MIPI_CPHY0_TX_TRIO1_B         BA34           PLL_AVDD1V8         AB25         MIPI_DPHY0_TX_D2P/MIPI_CPHY0_TX_TRIO2_B         BA35           VDD_CPU_LIT_1         AB31         AVSS_127         BA36           VSS_324         AB32         MIPI_DPHY0_TX_D3N/MIPI_CPHY0_TX_TRIO2_C         BA37           VSS_325         AB33         MIPI_DPHY0_RX_D0P/MIPI_CPHY0_RX_TRIO0_B         BA38           VSS_326         AB34         MIPI_DPHY0_RX_D1P/MIPI_CPHY0_RX_TRIO1_A         BA40				
VSS_318         AB19         MIPI_DPHY1_RX_D3P/NO_USE         BA29           VSS_319         AB20         AVSS_125         BA30           VSS_320         AB21         MIPI_DPHY0_TX_D0N/MIPI_CPHY0_TX_TRIO0_A         BA31           VSS_321         AB22         MIPI_DPHY0_TX_D1P/MIPI_CPHY0_TX_TRIO1_A         BA32           VSS_322         AB23         AVSS_126         BA33           VSS_323         AB24         MIPI_DPHY0_TX_CLKN/MIPI_CPHY0_TX_TRIO1_B         BA34           PLL_AVDD1V8         AB25         MIPI_DPHY0_TX_D2P/MIPI_CPHY0_TX_TRIO2_B         BA35           VDD_CPU_LIT_1         AB31         AVSS_127         BA36           VSS_324         AB32         MIPI_DPHY0_TX_D3N/MIPI_CPHY0_TX_TRIO2_C         BA37           VSS_325         AB33         MIPI_DPHY0_RX_D0P/MIPI_CPHY0_RX_TRIO0_B         BA38           VSS_326         AB34         MIPI_DPHY0_RX_D1P/MIPI_CPHY0_RX_TRIO1_A         BA40				
VSS_319         AB20         AVSS_125         BA30           VSS_320         AB21         MIPI_DPHY0_TX_DON/MIPI_CPHY0_TX_TRIOO_A         BA31           VSS_321         AB22         MIPI_DPHY0_TX_D1P/MIPI_CPHY0_TX_TRIO1_A         BA32           VSS_322         AB23         AVSS_126         BA33           VSS_323         AB24         MIPI_DPHY0_TX_CLKN/MIPI_CPHY0_TX_TRIO1_B         BA34           PLL_AVDD1V8         AB25         MIPI_DPHY0_TX_D2P/MIPI_CPHY0_TX_TRIO2_B         BA36           VDD_CPU_LIT_1         AB31         AVSS_127         BA36           VSS_324         AB32         MIPI_DPHY0_TX_D3N/MIPI_CPHY0_TX_TRIO2_C         BA37           VSS_325         AB33         MIPI_DPHY0_RX_D0P/MIPI_CPHY0_RX_TRIO0_B         BA38           VSS_326         AB34         MIPI_DPHY0_RX_D1P/MIPI_CPHY0_RX_TRIO1_A         BA40				
VSS_320         AB21         MIPI_DPHY0_TX_DON/MIPI_CPHY0_TX_TRIO0_A         BA31           VSS_321         AB22         MIPI_DPHY0_TX_D1P/MIPI_CPHY0_TX_TRIO1_A         BA32           VSS_322         AB23         AVSS_126         BA33           VSS_323         AB24         MIPI_DPHY0_TX_CLKN/MIPI_CPHY0_TX_TRIO1_B         BA34           PLL_AVDD1V8         AB25         MIPI_DPHY0_TX_D2P/MIPI_CPHY0_TX_TRIO2_B         BA35           VDD_CPU_LIT_1         AB31         AVSS_127         BA36           VSS_324         AB32         MIPI_DPHY0_TX_D3N/MIPI_CPHY0_TX_TRIO2_C         BA37           VSS_325         AB33         MIPI_DPHY0_RX_D0P/MIPI_CPHY0_RX_TRIO0_B         BA38           VSS_326         AB34         MIPI_DPHY0_RX_D1P/MIPI_CPHY0_RX_TRIO1_A         BA40				
VSS_321         AB22         MIPI_DPHY0_TX_D1P/MIPI_CPHY0_TX_TRIO1_A         BA32           VSS_322         AB23         AVSS_126         BA33           VSS_323         AB24         MIPI_DPHY0_TX_CLKN/MIPI_CPHY0_TX_TRIO1_B         BA34           PLL_AVDD1V8         AB25         MIPI_DPHY0_TX_D2P/MIPI_CPHY0_TX_TRIO2_B         BA35           VDD_CPU_LIT_1         AB31         AVSS_127         BA35           VSS_324         AB32         MIPI_DPHY0_TX_D3N/MIPI_CPHY0_TX_TRIO2_C         BA37           VSS_325         AB33         MIPI_DPHY0_RX_D0P/MIPI_CPHY0_RX_TRIO0_B         BA38           VSS_326         AB34         MIPI_DPHY0_RX_D1P/MIPI_CPHY0_RX_TRIO1_A         BA40				
VSS_322         AB23         AVSS_126         BA33           VSS_323         AB24         MIPI_DPHY0_TX_CLKN/MIPI_CPHY0_TX_TRIO1_B         BA34           PLL_AVDD1V8         AB25         MIPI_DPHY0_TX_D2P/MIPI_CPHY0_TX_TRIO2_B         BA35           VDD_CPU_LIT_1         AB31         AVSS_127         BA36           VSS_324         AB32         MIPI_DPHY0_TX_D3N/MIPI_CPHY0_TX_TRIO2_C         BA37           VSS_325         AB33         MIPI_DPHY0_RX_D0P/MIPI_CPHY0_RX_TRIO0_B         BA38           VSS_326         AB34         MIPI_DPHY0_RX_D1P/MIPI_CPHY0_RX_TRIO1_A         BA40				
VSS_323         AB24         MIPI_DPHY0_TX_CLKN/MIPI_CPHY0_TX_TRIO1_B         BA34           PLL_AVDD1V8         AB25         MIPI_DPHY0_TX_D2P/MIPI_CPHY0_TX_TRIO2_B         BA35           VDD_CPU_LIT_1         AB31         AVSS_127         BA36           VSS_324         AB32         MIPI_DPHY0_TX_D3N/MIPI_CPHY0_TX_TRIO2_C         BA37           VSS_325         AB33         MIPI_DPHY0_RX_D0P/MIPI_CPHY0_RX_TRIO0_B         BA38           VSS_326         AB34         MIPI_DPHY0_RX_D1P/MIPI_CPHY0_RX_TRIO1_A         BA40				
PLL_AVDD1V8         AB25         MIPI_DPHY0_TX_D2P/MIPI_CPHY0_TX_TRIO2_B         BA35           VDD_CPU_LIT_1         AB31         AVSS_127         BA36           VSS_324         AB32         MIPI_DPHY0_TX_D3N/MIPI_CPHY0_TX_TRIO2_C         BA37           VSS_325         AB33         MIPI_DPHY0_RX_D0P/MIPI_CPHY0_RX_TRIO0_B         BA38           VSS_326         AB34         MIPI_DPHY0_RX_D1P/MIPI_CPHY0_RX_TRIO1_A         BA40				
VDD_CPU_LIT_1         AB31         AVSS_127         BA36           VSS_324         AB32         MIPI_DPHY0_TX_D3N/MIPI_CPHY0_TX_TRIO2_C         BA37           VSS_325         AB33         MIPI_DPHY0_RX_D0P/MIPI_CPHY0_RX_TRIO0_B         BA38           VSS_326         AB34         MIPI_DPHY0_RX_D1P/MIPI_CPHY0_RX_TRIO1_A         BA40				
VSS_324         AB32         MIPI_DPHY0_TX_D3N/MIPI_CPHY0_TX_TRIO2_C         BA37           VSS_325         AB33         MIPI_DPHY0_RX_D0P/MIPI_CPHY0_RX_TRIO0_B         BA38           VSS_326         AB34         MIPI_DPHY0_RX_D1P/MIPI_CPHY0_RX_TRIO1_A         BA40				
VSS_325         AB33         MIPI_DPHY0_RX_D0P/MIPI_CPHY0_RX_TRIO0_B         BA38           VSS_326         AB34         MIPI_DPHY0_RX_D1P/MIPI_CPHY0_RX_TRIO1_A         BA40				
VSS_326 AB34 MIPI_DPHY0_RX_D1P/MIPI_CPHY0_RX_TRIO1_A BA40				
		AB33		
EMMCIO_1V8_1 AB35 MIPI_DPHYO_RX_CLKN/MIPI_CPHYO_RX_TRIO1_B BA41				
	EMMCIO_1V8_1	AB35	MIPI_DPHY0_RX_CLKN/MIPI_CPHY0_RX_TRIO1_B	BA41

KK55005 Datasneet			V 1.2
Pin Name	Pin	Pin Name	Pin
VSS_327	AB36	MIPI_DPHY0_RX_D2N/MIPI_CPHY0_RX_TRIO2_A	BA42
VSS_328	AB37	AVSS_128	BB1
VSS_329	AB38	HDMI_TX0_D3N/EDP_TX0_D3N	BB2
VSS_330	AB39	HDMI_TX0_D0P/EDP_TX0_D0P	BB4
VSS_331	AB40	HDMI_TX0_D1N/EDP_TX0_D1N	BB5
EMMC_CLKOUT/GPIO2_A1_d  EMMC_D4/I2C1_SCL_M3/UART5_RX_M2/GPIO2_D4_u	AB41 AB42	HDMI_TX0_D2P/EDP_TX0_D2P TYPEC0_SBU2/DP0_AUXN	BB7 BB8
DDR_CH0_LP4/4X_CS1_A	AC1	TYPECO_SSRX1P/DPO_TX0P	BB10
DDR_CHO_A1_A	AC2	TYPECO_SSTX1P/DPO_TX1P	BB11
VSS_332	AC3	TYPECO_SSRX2P/DPO_TX2P	BB13
VSS_333	AC4	TYPEC0_SSTX2P/DP0_TX3P	BB14
VSS_334	AC5	MIPI_DPHY1_TX_D0P/MIPI_CPHY1_TX_TRIO0_B	BB16
VSS_335	AC6	MIPI_DPHY1_TX_D1N/MIPI_CPHY1_TX_TRIO0_C	BB17
VDD_VDENC_6	AC16	MIPI_DPHY1_TX_CLKP/MIPI_CPHY1_TX_TRIO1_C	BB19
VSS_336	AC17	MIPI_DPHY1_TX_D2N/MIPI_CPHY1_TX_TRIO2_A	BB20
VSS_337	AC18	MIPI_DPHY1_TX_D3P/NO_USE	BB22
VSS_338	AC22	MIPI_DPHY1_RX_DON/MIPI_CPHY1_RX_TRIOO_A	BB23
VSS_339 VSS_340	AC23 AC24	MIPI_DPHY1_RX_D1P/MIPI_CPHY1_RX_TRIO1_A  MIPI_DPHY1_RX_CLKN/MIPI_CPHY1_RX_TRIO1_B	BB25 BB26
VSS_341	AC25	MIPI_DPHY1_RX_D2P/MIPI_CPHY1_RX_TRIO1_B	BB28
VSS 342	AC26	MIPI_DPHY1_RX_D3N/MIPI_CPHY1_RX_TRIO2_C	BB29
VDD CPU LIT 2	AC27	MIPI_DPHY0_TX_D0P/MIPI_CPHY0_TX_TRIO0_B	BB31
VDD_CPU_LIT_3	AC28	MIPI_DPHY0_TX_D1N/MIPI_CPHY0_TX_TRIO0_C	BB32
VDD_CPU_LIT_4	AC29	MIPI_DPHY0_TX_CLKP/MIPI_CPHY0_TX_TRIO1_C	BB34
VDD_CPU_LIT_5	AC30	MIPI_DPHY0_TX_D2N/MIPI_CPHY0_TX_TRIO2_A	BB35
VDD_CPU_LIT_6	AC31	MIPI_DPHY0_TX_D3P/NO_USE	BB37
VCCIO5_1	AC33	MIPI_DPHY0_RX_D0N/MIPI_CPHY0_RX_TRIO0_A	BB38
VCCIO5_2	AC34	MIPI_DPHY0_RX_CLKP/MIPI_CPHY0_RX_TRIO1_C	BB41
EMMCIO_1V8_2  SPI2_CS1_M2/I2C1_SCL_M1/UART0_RX_M1/GPIO0_B0_z	AC35 AC37	AVSS_129 DDR_CH0_ZQ_B	BB42 C1
SDMMC DET/GPIO0 A4 u	AC38	VSS_24	C2
TSADC SHUT ORG/TSADC SHUT/GPIO0 A1 z	AC39	DDR_CH0_WCK0N_B	C3
EMMC_DATA_STROBE/I2C2_SDA_M2/UART5_CTSN_M1/GPIO2		· ·	
_A2_d	AC40	DDR_CH0_WCK0P_B	C4
VSS_343	AC41	VSS_25	C6
DDR_CH0_LP4/4X_CKE1/LP5_CS1_A	AD1	VSS_26	C7
VSS_344	AD2	DDR_CH1_WCK0P_C	C8
VSS_345	AD3	VSS_27	C9
VSS_346	AD5	DDR_CH1_DQ11_C	C10
VSS_347 VSS 348	AD6	VSS_28 VSS_29	C11 C12
VSS 349	AD8 AD9	DDR_CH1_DQ12_C	C12
VSS_350	AD10	VSS_30	C14
VSS 351	AD11	VSS 31	C15
VSS_352	AD12	DDR_CH1_DQ5_C	C16
VSS_353	AD13	DDR_CH1_DQ4_C	C17
VSS_354	AD14	VSS_32	C18
VDD_VDENC_7	AD15	VSS_33	C19
VSS_355	AD19	VSS_34	C20
VSS_356 VSS_357	AD20	DDR_CH1_CK_C	C21
VSS_357 VSS_358	AD22 AD23	VSS_35 DDR_CH1_CK_D	C22 C23
VSS_359	AD23	VSS 36	C24
VSS_360	AD25	DDR_CH1_DQ1_D	C25
VDD_CPU_LIT_7	AD26	VSS 37	C26
VDD_CPU_LIT_8	AD27	DDR_CH1_DQ6_D	C27
CLK32K_IN/CLK32K_OUT0/GPIO0_B2_u	AD38	VSS_38	C28
PMIC_SLEEP2/GPIO0_A3_d	AD39	DDR_CH1_DQ7_D	C29
EMMC_RSTN/I2C2_SCL_M2/UART5_RTSN_M1/GPIO2_A3_d	AD40	VSS_39	C30
EMMC_D6/FSPI_CS0N_M0/GPI02_D6_u	AD41	DDR_CH1_DQ14_D	C32
EMMC_D5/I2C1_SDA_M3/UART5_TX_M2/GPIO2_D5_u	AD42	DDR_CH1_DM1_D	C33
DDR_CH0_DM0_A DDR_CH0_DQ6_A	AE1 AE2	DDR_CH1_DQ13_D VSS_40	C34 C35
DDR_CH0_DQ6_A	AE2 AE5	DDR_CH1_DQS1N_D	C36
VSS_361	AE6	VSS_41	C37
VSS_362	AE7	VSS_42	C39
VSS_363	AE8	AVSS_1	C41
VSS_364	AE9	PCIE20_2_RXN/SATA30_2_RXN/USB30_SSRXN	C42
VSS 365	AE10	DDR_CH0_A3_B	D2
VSS_366	AE11	VSS_43	D3
VSS_367	AE12	VSS_44	D4
VSS_368	AE13 AE14	VSS_45	D7 D8
VSS_369 VSS_370	AE14 AE15	DDR_CH1_WCK0N_C DDR_CH1_DQ8_C	D8 D10
VSS_370 VSS_371	AE16	VSS_46	D10
VSS_372	AE19	DDR_CH1_DM1_C	D11
VSS_373	AE20	VSS_47	D14
VSS_374	AE22	VSS_48	D15
VSS_375	AE23	DDR_CH1_DQ7_C	D16
VSS_376	AE24	DDR_CH1_DQ6_C	D17
VSS_377	AE25	VSS_49	D18
VSS_378	AE26	VSS_50	D19
VDD_CPU_LIT_9	AE27	DDR_CH1_CKB_C	D21
VSS_379	AE38	VSS_51	D22
VSS_380 VSS_381	AE39 AE40	DDR_CH1_CKB_D DDR_CH1_DQ4_D	D23 D25
EMMC_D7/FSPI_CS1N_M0/GPIO2_D7_u	AE41	VSS_52	D25
,		- · <del></del>	

Pin Name	Pin AE42	Pin Name	Pin
EMMC_CMD/FSPI_CLK_M0/GPIO2_A0_u  DDR CH0 A2 A	AE42	DDR_CH1_DM0_D DDR_CH1_DQ9_D	D27
VSS_382	AF1 AF2	VSS_53	D29 D30
DDR_CH0_DQ7_A	AF3	VSS 54	D30
DDR_CH0_DQ1_A	AF4	VSS_55	D31
DDR_CH0_DQ15_A	AF5	DDR_CH1_DQ8_D	D34
VSS_383	AF6	DDR_CH1_DQS1P_D	D36
		VOP_POST_EMPTY/I2C4_SDA_M3/UART6_RTSN_M1/PW	
VSS_384	AF7	M0_M2/SPI4_CLK_M2/GPIO1_A2_d	D38
VSS_385	AF8	SPI2_CLK_M0/GPIO1_A6_d	D39
VSS_386	AF9	UART7_TX_M2/SPI0_CS1_M2/GPIO1_B5_u	D40
VSS_387	AF10	PCIE20_2_TXN/SATA30_2_TXN/USB30_SSTXN	D41
VDD_LOGIC_5	AF12	PCIE20_2_RXP/SATA30_2_RXP/USB30_SSRXP	D42
VDD_LOGIC_6	AF13	DDR_CH0_A4_B	E1
VSS 388	AF16	VSS_56	E2
VSS_389	AF17	DDR_CH0_WCK1P_B	E3
VSS_390	AF19	DDR_CH0_WCK1N_B	E4
VSS_391	AF20	VSS 57	E5
VSS_392	AF21	VSS 58	E6
VSS_393	AF26	VSS_59	E8
VSS_394	AF27	VSS_60	E9
VSS_395	AF28	VSS_61	E10
VSS 396	AF29	VSS 62	E12
VSS_397	AF30	DDR_CH1_DQ13_C	E13
VSS_398	AF31	VSS_63	E16
VSS_399	AF32	DDR_CH1_DM0_C	E17
VSS_400	AF33	VSS_64	E18
VSS_401	AF34	VSS 65	E19
RESERVED	AF35	DDR_CH1_DQ1_C	E20
VCCIO5_1V8	AF36	VSS 66	E21
VSS_402	AF37	VSS_67	E23
VSS 403	AF38	VSS_68	E25
VSS 404	AF39	VSS 69	E27
VSS 405	AF40	DDR_CH1_DQ10_D	E29
VSS 406	AF41	VSS_70	E30
DDR_CHO_RESET_A	AG1	VSS 71	E31
DDR_CH0_A5_A	AG2	DDR_CH1_DQ11_D	E32
VSS_407	AG3	VSS_72	E33
VSS_408	AG4	VSS_73	E34
VSS 409	AG5	VSS 74	E37
VSS 410	AG6	VSS_75	E38
		VSS_76	E39
VSS_411	AG7 AG8		
VSS_412		AVSS_2	E40
VSS_413	AG15	PCIE20_2_TXP/SATA30_2_TXP/USB30_SSTXP DDR CH0 LP4/4X CKE1/LP5 CS1 B	E41
VSS_414	AG16		F1
VSS_415	AG17	VSS_77	F2
VSS_416	AG18	VSS_78	F3
VSS_417	AG19	VSS_79	F4
VSS_418	AG20	VSS_80	F8
VSS_419	AG21	VSS_81	F9
VSS_420	AG22	VSS_82	F10
VSS_421	AG23	VSS_83	F13
VSS_422	AG24	VSS_84	F14
VSS_423	AG25	VSS_85	F15
VSS_424	AG28	VSS_86	F16
VSS_425	AG29	VSS_87 DDR CH1 DO3 C	F19
VSS_426	AG31		F20
VSS_427	AG32	VSS_88	F21
VSS_428	AG33	VSS_89	F23
VSS_429	AG34	VSS_90	F29
VSS_430	AG35	VSS_91	F31
PMIC_SLEEP4/GPIO0_C2_d	AG36	VSS_92	F33 F34
LITCPU_AVS/SPI3_CLK_M2/GPI00_D3_u  I2S1_SDI0_M1/GPU_AVS/UART0_TX_M0/I2C4_SCL_M2/PWM4	AG37	VSS_93	1 34
MO/GPIOO C5 u	AG38	VSS_94	F35
I2S1_SDI3_M1/PDM0_SDI1_M1/I2C6_SCL_M0/UART1_CTSN_	AG39	VSS_95	F36
M2/PWM7_IR_M0/SPI3_MISO_M2/GPIO0_D0_d		MIPI CAMERA2 CLK M0/SPDIF1 TX M0/SATA2 ACT L	1
VCC 421	AC40		E27
VSS_431	AG40	ED_M1/I2C5_SDA_M3/UART1_RX_M1/PWM13_M2/GPIO 1_B7_u	F37
I2S1 SDO1 M1/I2C0 SDA M2/UART1 RX M2/SPI3 MOSI M2			<del>                                     </del>
1251_SD01_M1/12C0_SDA_M2/UART1_RX_M2/SP13_M051_M2   /GPI00 D2 u	AG41	VSS_96	F38
PMIC_SLEEP6/PDM0_SDI3_M1/GPIO0_D6_d	AG42	VSS_97	F39
VSS_432	AG42 AH2	AVSS 3	F40
VSS 433	AH3	PCIE20_2_REFCLKP	F41
VSS_435	AH5	PCIE20_2_REFCLKN	F42
VSS_436	AH7	DDR_CH0_DM1_B	G2
VSS_437	AH8	VSS_98	G3
VSS_437 VSS_438	AH9	DDR_CH0_DQ10_B	G4
VSS 439	AH10	DDR_CH0_DQ10_B  DDR_CH0_DQ8_B	G5
VDD_LOGIC_7	AH11	VSS_99	G6
VDD_LOGIC_/ VDD_LOGIC_8	AH12	VSS 100	
	AH12 AH13		G8
VDD_LOGIC_9		VSS_101	G9
VDD_LOGIC_10	AH14	VSS_102	G10
VDD_LOGIC_11	AH15	VSS_103	G12
VSS_440	AH16	VSS_104	G20
VSS_441	AH17	VSS_105	G21
VDD_GPU_1	AH18	VSS_106	G22

Pin Name	Pin	Pin Name	Pin
VDD_GPU_2	AH19	DDR_CH1_VDDQ_CKE	G24
VDD_GPU_3 VDD GPU 4	AH20 AH21	VSS_107 VSS_108	G25 G26
VDD LOGIC 12	AH23	VCCIO4 1V8 1	G27
VDD LOGIC 13	AH24	VCCIO4 1V8 2	G28
VDD_NPU_MEM_1	AH25	VSS_109	G29
VDD_NPU_MEM_2	AH26	VCCIO4	G31
VSS_442	AH28	PCIE20_SATA30_0_AVDD_1V8	G34
VSS_443	AH29	AVSS_4	G36
VSS_444	AH36	SPI2_MISO_MO/GPIO1_A4_d	G37
TSADC_TEST_OUT_TS	AH37	MIPI_CAMERA4_CLK_M0/I2C8_SDA_M2/UART1_CTSN_ M1/PWM15 IR M3/GPIO1 D7 u	G38
PMIC SLEEP5/GPIO0 C3 d	AH38	PDM1_SDI2_M1/SPI0_MISO_M2/GPI01_B1_d	G39
I2S1_MCLK_M1/JTAG_TCK_M2/I2C1_SCL_M0/UART2_TX_M0/P		PCIE20X1_1_CLKREQN_M2/DP0_HPDIN_M2/I2C2_SDA_	
CIE20X1_1_CLKREQN_M0/GPIO0_B5_d	AH39	M4/UART6_RX_M1/SPI4_MISO_M2/GPIO1_A0_d	G40
VSS_434	AH4	AVSS_5	G41
I2S1_SCLK_TX_M1/JTAG_TMS_M2/I2C1_SDA_M0/UART2_RX_	AH40	DDR_CH0_A6_B	H1
MO/PCIE20X1_1_WAKEN_MO/GPIO0_B6_d			
I2S1_SD00_M1/CPU_BIG0_AVS/I2C0_SCL_M2/UART0_CTSN/ UART1_TX_M2/SPI0_CS0_M0/HDMI_TX0_CEC_M1/GPI00_D1_	AH41	DDR_CH0_LP4/4X_CKE0/LP5_CS0_B	H2
u	Allai	DDR_CHO_EF4/4A_CREO/EF3_C30_B	112
I2S1 SDI1 M1/NPU AVS/UARTO RTSN/PWM5 M1/SPI0 CLK	41142	V00 110	112
M0/SATA_CP_POD/GPIO0_C6_u	AH42	VSS_110	Н3
DDR_CH0_DQ2_A	AJ1	VSS_111	H4
DDR_CH0_DQ0_A	AJ2	VSS_112	H5
DDR_CH0_DQ12_A	AJ3	VSS_113	H6
VSS_445	AJ5	VSS_114	H11
DDR_CH0_DQ11_A  VSS 446	AJ6 AJ7	VSS_115 DDR_CH1_VDDQ_1	H12 H14
VSS 447	AJ8	DDR_CH1_VDDQ_2	H15
VSS 448	AJ9	DDR_CH1_VDDQ_3	H16
VSS_449	AJ10	DDR_CH1_VDDQ_4	H18
VSS_450	AJ11	DDR_CH1_VDDQ_5	H20
VSS_451	AJ12	VSS_116	H22
VDD_LOGIC_14	AJ15	DDR_CH1_VDDQ_CK	H24
VSS_452	AJ16	VSS_117	H25
VDD_GPU_MEM_1	AJ18	VDD_LOGIC_1	H27
VDD_GPU_5 VDD GPU 6	AJ19 AJ20	VSS_118 VCCIO1_1V8	H29 H31
VDD_GPU_7	AJ20 AJ21	PCIE20_SATA30_USB30_2_AVDD_1V8	H34
VDD NPU MEM 3	AJ25	PCIE20_SATA30_0_AVDD_0V85	H36
VSS_453	AJ26	AVSS 6	H37
VSS_454	AJ27	PDM1_SDI0_M1/PCIE20X1_1_PERSTN_M2/PWM3_IR_M	H38
		3/SPI2_CS0_M0/GPIO1_A7_u	
VSS_455	AJ28	PDM1_SDI1_M1/SPI2_CS1_M0/GPIO1_B0_u	H39
VSS_456	AJ29	AVSS_7	H40
VSS_457 VDD_LOGIC_15	AJ30 AJ31	PCIE20_0_TXP/SATA30_0_TXP PCIE20_0_TXN/SATA30_0_TXN	H41 H42
VDD LOGIC 16	AJ31 AJ32	DDR_CH0_LP4/4X_CS0_B	J1
VCCIO6_1V8	AJ34	VSS_119	J2
VSS 458	AJ35	DDR_CH0_DQ9_B	J3
PMU_0V75_1	AJ36	DDR_CH0_DQ11_B	J4
PMU_0V75_2	AJ37	DDR_CH0_DQ14_B	J5
VSS_459	AJ38	VSS_120	J6
VSS_460	AJ39	VSS_121	J7
VSS_461	AJ40	VSS_122	J8
VSS_462  DDR_CH0_LP4/4X_CKE0/LP5_CS0_A	AJ41 AK1	VSS_123 VSS_124	J9 J10
VSS 463	AK1 AK2	VSS_125	J10 J12
DDR_CH0_DQ13_A	AK3	VSS_126	J14
DDR_CH0_DM1_A	AK4	VSS_127	J15
DDR_CH0_DQ8_A	AK5	VSS_128	J16
VSS_464	AK6	DDR_CH1_VDD_1	J18
VSS_465	AK7	DDR_CH1_VDD_MIF_1	J20
NC NGC102	AK9	VSS_129	J22
VCCIO2 1/9	AK10	VSS_130	J24
VCCIO2_1V8 HDMI/aDR_TY0_VDD_IO_1V8	AK11 AK12	VSS_131 VDD LOGIC 2	J26 J27
HDMI/eDP_TX0_VDD_IO_1V8  VDD LOGIC 17	AK12 AK15	VSS_132	J27 J29
VSS 466	AK15 AK16	VSS_133	J29 J30
VDD_GPU_MEM_2	AK18	VSS_134	J31
VDD_GPU_8	AK21	PCIE20_SATA30_USB30_2_AVDD_0V85	J36
VSS_467	AK22	AVSS_8	J38
VDD_NPU_MEM_4	AK25	AVSS_9	J39
VSS_468	AK26	AVSS_10	J40
VDD_NPU_1	AK27	PCIE20_0_RXN/SATA30_0_RXN	J41
VDD_NPU_2 VDD_NPU_3	AK28 AK29	PCIE20_0_RXP/SATA30_0_RXP DDR_CH0_DQS1P_B	J42 K1
VSS 469	AK29 AK30	DDR_CH0_DQS1P_B DDR_CH0_DQS1N_B	K1 K2
I2S1_LRCK_TX_M1/PWM0_M0/I2C2_SCL_M0/SPI0_CS1_M0/P			
CIE20X1_1_PERSTN_M0/GPIO0_B7_d	AK39	VSS_135	K3
VSS_470	AK40	VSS_136	K6
MIPI_CSI0_D1P	AK41	VSS_137	K7
MIPI_CSI0_D1N	AK42	DDR_CH0_VDDQ_CK_1	K9
DDR_CH0_A3_A	AL2	VSS_138	K10
VSS_471	AL3	VSS_139	K11
VSS_472 VSS_473	AL4 AL5	VSS_140 VSS_141	K12 K14
100_110	LVE	*55_171	17.17

ROMARD TROV VDD CMB _ 1979	KK55005 Datasireet			
AMSG 2H  ALSE DOB CHI VOD 2  VSS 474  ALSE DOB CHI VOD 2  VSS 475  ALSE VSS 146  ALSE	Pin Name	Pin	Pin Name	Pin
VSS 474	HDMI/eDP_TX0_VDD_CMN_1V8		VSS_142	K17
NOB CRU   19				K18
A22				
VSS 475				
SPECIAL   SPEC				
YOD NPU 5				
Mail				
SPD   LOGIC   IB				
No.				K29
VSS_476				K30
ALSE   SADE MYSPON   SADE MY				K31
Inc.   Stock and propose Stock and provided in the propose Stock and provided in the propose Stock and provided in the provi	I2S1_LRCK_RX_M1/PDM0_CLK1_M1/PWM2_M0/UART0_RX_M0	A1 20	VCC 140	1/22
HOME TOX SDA MI/SPIS CSO MA/SATA CROPT/CAPIDO DA ú   M.1951 SUST. SDIZ. MI/SPIPOM SDI DOM MI/SPIPO MSD MI/S		AL38	V55_148	K32
Description		AL39	VSS 149	K33
M2PWM6 M0/SPIQ MISO M0/GPIQO C7 d		7.205	100_115	
ALCOLOGY		AL40	AVSS_11	K34
MIPI_CSIO_DOP		AL 41		V25
DOR. CHD. AC. A				
DOR. CHO. AGA				
SSS 477				
MSS 178				K39
AMSS 26				K40
AM15   VSS 150   12   VSS 479   AM16   VSS 151   13   13   VSS 480   AM17   VSS 152   15   15   13   13   VSS 480   AM17   VSS 153   16   IS   VSS 481   AM21   VSS 153   IS   IS   IS   IS   IS   IS   IS   I	HDMI/eDP_TX0_VDD_0V75_1	AM13	PCIE20_0_REFCLKN	K41
VSS 479	AVSS_25	AM14	DDR_CH0_A5_B	L1
VSS 480				
VDD CPU 11				
VSS 481				
VSS_481				
VSS 482				
VSS 483				
VSS_485				
VSS 485				
VSS_485				
DCC.106 - 2				
MIPI_CSIO_AVCCUVB				
MIPL CSIO AVCCOV75				
PMIC SLEEP3/GPIOD C1 d				
1251 SD03 M1/CPU BIG1 AVS/12C1 SDA_M2   SWITCH/GPI00				L24
1251 SCLK RX_MI/PDM0_CLK0_MI/PWM1_M0/I2C2_SDA_M0	HDMI_TX0_SCL_M1/SPI3_CS1_M2/SATA_MP_SWITCH/GPI00_	AM39	VSS_161	L32
VSS 486	I2S1_SCLK_RX_M1/PDM0_CLK0_M1/PWM1_M0/I2C2_SDA_M0	AM40	VSS_162	L33
DDR. CHO. DQSON. A		AM41	AVSS_18	L34
VSS_487	DDR_CH0_DQS0P_A	AN1	AVSS_19	L35
NSS_49	DDR_CH0_DQS0N_A	AN2	VSS_163	L36
DR_CH0_DQ10_A  AN4	VSS 487	AN3		137
DDR_CH0_DQ9_A	_		MIPI_CAMERA1_CLK_M0/SPDIF0_TX_M0/I2C5_SCL_M3/	L38
VSS_488	DDR_CH0_DQ9_A	AN5	I2C4_SCL_M3/UART6_CTSN_M1/PWM1_M2/SPI4_CS0_	L39
VSS 489	VSS_488	AN6	PCIE20X1_1_WAKEN_M2/I2C2_SCL_M4/UART6_TX_M1/	L40
OTF VDDOTP, 0V75	VSS 489	AN7		L41
HDMI/eDP TX0 AVDD 0V75				L42
ANS   AN1				
HDMI/eDP_TX0_VDD_0V75_2				
AVSS 29				
AVSS_30       AN15       VSS_166       M8         VSS_490       AN17       VSS_167       M9         AVSS_31       AN18       VSS_168       M10         VDD_GPU_12       AN21       VSS_169       M12         VDD_GPU_13       AN22       VSS_170       M12         VSS_491       AN23       DDR_CH1_PLL_DVDD       M16         VSS_492       AN25       VSS_171       M17         VDD_NPU_8       AN30       VSS_172       M19         VSS_493       AN31       VSS_173       M21         VSS_494       AN32       VSS_174       M22         VSS_495       AN31       VSS_175       M22         VSS_496       AN34       VDD_CPU_BIGO_1       M24         VSS_497       AN35       VDD_CPU_BIGO_2       M25         VSS_498       AN37       VDD_CPU_BIGO_3       M25         VSS_499       AN38       VDD_CPU_BIGO_3       M25         VSS_500       AN38       VDD_CPU_BIGO_5       M30         VSS_501       AN40       AVSS_21       M33         MIPI_CSI0_CLK0P       AN41       AVSS_22       M34         VSS_503       AP2       VSS_177       M36				
VSS 490         AN17         VSS 167         M9           AVSS 31         AN18         VSS 168         M10           VDD GPU 12         AN21         VSS 169         M12           VDD GPU 13         AN22         VSS 170         M14           VSS 491         AN23         DDR CH1 PLL DVDD         M16           VSS 492         AN25         VSS 171         M17           VDD NPU 8         AN30         VSS 172         M19           VSS 493         AN31         VSS 173         M21           VSS 494         AN32         VSS 174         M2           VSS 495         AN33         VSS 175         M2           VSS 496         AN34         VDD CPU BIGO 1         M2           VSS 497         AN35         VDD CPU BIGO 2         M2           VSS 498         AN37         VDD CPU BIGO 3         M2           VSS 499         AN38         VDD CPU BIGO 3         M2           VSS 500         AN38         VDD CPU BIGO 5         M3           VSS 501         AN40         AVSS 21         M3           MIPI CSIO CLKON         AN41         AVSS 22         M3           MIPI CSIO CLKOP         AN42         VSS 176				
AVSS_31				
VDD GPU 12         AN21         VSS_169         M12           VDD GPU 13         AN22         VSS_170         M14           VSS_491         AN23         DDR_CHI_PLL_DVDD         M16           VSS_492         AN25         VSS_171         M17           VDD NPU_8         AN30         VSS_172         M19           VSS_493         AN31         VSS_173         M21           VSS_495         AN32         VSS_174         M22           VSS_496         AN34         VDD_CPU_BIGO_1         M22           VSS_497         AN35         VDD_CPU_BIGO_2         M25           VSS_498         AN37         VDD_CPU_BIGO_3         M25           VSS_499         AN38         VDD_CPU_BIGO_4         M25           VSS_500         AN38         VDD_CPU_BIGO_5         M36           VSS_501         AN40         AVSS_21         M33           MIPI_CSIO_CLKON         AN41         AVSS_22         M33           MIPI_CSIO_CLKOP         AN42         VSS_176         M36           VSS_503         AP2         VSS_176         M36           VSS_503         AP2         VSS_176         M37           VSS_503         AP2         VSS_176				
VDD GPU 13         AN22         VSS_170         M14           VSS 491         AN23         DDR CH1_PLL_DVDD         M16           VSS 492         AN25         VSS_171         M17           VDD NPU 8         AN30         VSS_172         M19           VSS 493         AN31         VSS_173         M21           VSS 494         AN32         VSS_174         M22           VSS_495         AN33         VSS_175         M22           VSS_496         AN34         VDD_CPU_BIGO_1         M24           VSS_497         AN35         VDD_CPU_BIGO_2         M25           VSS_498         AN37         VDD_CPU_BIGO_3         M25           VSS_499         AN38         VDD_CPU_BIGO_3         M25           VSS_500         AN39         VDD_CPU_BIGO_5         M36           VSS_501         AN40         AVSS_21         M33           MIPI_CSI0_CLKON         AN41         AVSS_22         M34           MIPI_CSI0_CLKON         AN41         AVSS_22         M35           MIPI_CSI0_CLKOP         AN42         VSS_176         M35           VSS_503         AP2         VSS_177         M36           VSS_503         AP2         V				
VSS 491         AN23         DDR_CH1_PLL_DVDD         M16           VSS 492         AN25         VSS_171         M17           VDD NPU 8         AN30         VSS_172         M19           VSS 493         AN31         VSS_173         M21           VSS 494         AN32         VSS_174         M22           VSS 495         AN33         VSS_175         M2           VSS_496         AN34         VDD_CPU_BIGO_1         M24           VSS_497         AN35         VDD_CPU_BIGO_2         M25           VSS_498         AN37         VDD_CPU_BIGO_3         M25           VSS_499         AN38         VDD_CPU_BIGO_4         M25           VSS_500         AN39         VDD_CPU_BIGO_5         M36           VSS_501         AN40         AVSS_21         M36           MIPI_CSI0_CLK0N         AN41         AVSS_22         M34           MIPI_CSI0_CLKOP         AN42         VSS_176         M35           VSS_503         AP2         VSS_177         M36           VSS_503         AP2         VSS_177         M36           VSS_504         AP2         VSS_177         M36           VSS_503         AP2         VSS_177				
VSS_492         AN25         VSS_171         M17           VDD_NPU_8         AN30         VSS_172         M19           VSS_493         AN31         VSS_173         M21           VSS_494         AN32         VSS_174         M22           VSS_495         AN33         VSS_175         M22           VSS_496         AN34         VDD_CPU_BIGO_1         M24           VSS_497         AN35         VDD_CPU_BIGO_2         M25           VSS_498         AN37         VDD_CPU_BIGO_3         M26           VSS_500         AN38         VDD_CPU_BIGO_4         M26           VSS_501         AN40         AVSS_21         M36           MIPI_CSI0_CLK0N         AN41         AVSS_22         M36           MIPI_CSI0_CLKOP         AN42         VSS_176         M36           VSS_503         AP2         VSS_177         M36           VSS_503         AP2         VSS_176         M37           VSS_504         AP2         VSS_177         M36           VSS_503         AP2         VSS_176         M36           VSS_503         AP2         VSS_177         M36           VSS_504         AP3         PDM1_CLK1_M1/SATA0_ACT_LED_M1/UA				
VDD_NPU_8         AN30         VSS_172         M19           VSS_493         AN31         VSS_173         M21           VSS_494         AN32         VSS_174         M22           VSS_495         AN33         VSS_175         M22           VSS_496         AN34         VDD_CPU_BIGO_1         M22           VSS_497         AN35         VDD_CPU_BIGO_2         M25           VSS_498         AN37         VDD_CPU_BIGO_3         M26           VSS_500         AN38         VDD_CPU_BIGO_4         M26           VSS_501         AN40         AVSS_21         M33           MIPI_CSIO_CLKON         AN41         AVSS_22         M34           MIPI_CSIO_CLKOP         AN42         VSS_176         M35           VSS_503         AP2         VSS_177         M36           VSS_503         AP2         VSS_176         M36           VSS_504         AP2         VSS_176         M37           VSS_503         AP2         VSS_176         M36           VSS_504         AP2         VSS_176         M36           VSS_503         AP2         PDM1_CLK1_M1/SATAO_ACT_LED_M1/UART4_TX_M2/S         M37           PDM1_SDI3_M1/UART4_RX_M2/SPIO_MOSI_M2/GPIO1				M17
VSS_493         AN31         VSS_173         M21           VSS_494         AN32         VSS_174         M22           VSS_495         AN33         VSS_175         M21           VSS_496         AN34         VDD_CPU_BIGO_1         M24           VSS_497         AN35         VDD_CPU_BIGO_2         M25           VSS_498         AN37         VDD_CPU_BIGO_3         M26           VSS_499         AN38         VDD_CPU_BIGO_4         M26           VSS_500         AN39         VDD_CPU_BIGO_5         M36           VSS_501         AN40         AVSS_21         M36           MIPI_CSIO_CLKON         AN41         AVSS_22         M33           MIPI_CSIO_CLKOP         AN42         VSS_176         M35           VSS_502         AP2         VSS_177         M36           VSS_503         AP5         PDM1_CLK1_M1/SATAO_ACT_LED_M1/UART4_TX_M2/S PIO_MOSI_M2/GPIO1_M36         M37           VSS_504         AP6         PDM1_SDI3_M1/UART4_RX_M2/SPIO_MOSI_M2/GPIO1_M38         M36				M19
VSS_494         AN32         VSS_174         M22           VSS_495         AN33         VSS_175         M23           VSS_496         AN34         VDD_CPU_BIGO_1         M24           VSS_497         AN35         VDD_CPU_BIGO_2         M25           VSS_498         AN37         VDD_CPU_BIGO_3         M25           VSS_499         AN38         VDD_CPU_BIGO_4         M25           VSS_500         AN39         VDD_CPU_BIGO_5         M36           VSS_501         AN40         AVSS_21         M33           MIPI_CSIO_CLKON         AN41         AVSS_22         M33           MIPI_CSIO_CLKOP         AN42         VSS_176         M35           VSS_502         AP2         VSS_177         M36           VSS_503         AP5         PDM1_CLK1_M1/SATAO_ACT_LED_M1/UART4_TX_M2/S PIO_CKL M2/GPIO1_B3_d         M37           VSS_504         AP6         PDM1_SDI3_M1/UART4_RX_M2/SPIO_MOSI_M2/GPIO1_M38         M36				M21
VSS_495         AN33         VSS_175         M23           VSS_496         AN34         VDD_CPU_BIGO_1         M24           VSS_497         AN35         VDD_CPU_BIGO_2         M25           VSS_498         AN37         VDD_CPU_BIGO_3         M26           VSS_499         AN38         VDD_CPU_BIGO_4         M25           VSS_500         AN39         VDD_CPU_BIGO_5         M36           VSS_501         AN40         AVSS_21         M37           MIPI_CSIO_CLKON         AN41         AVSS_22         M34           MIPI_CSIO_CLKOP         AN42         VSS_176         M35           VSS_502         AP2         VSS_177         M36           VSS_503         AP5         PDM1_CLK1_M1/SATAO_ACT_LED_M1/UART4_TX_M2/S PIO_MOSI_M2/GPIO1_M36         M37           VSS_504         AP6         PDM1_SDI3_M1/UART4_RX_M2/SPIO_MOSI_M2/GPIO1_M38         M36				M22
VSS_497         AN35         VDD_CPU_BIGO_2         M25           VSS_498         AN37         VDD_CPU_BIGO_3         M26           VSS_499         AN38         VDD_CPU_BIGO_4         M25           VSS_500         AN39         VDD_CPU_BIGO_5         M36           VSS_501         AN40         AVSS_21         M37           MIPI_CSIO_CLKON         AN41         AVSS_22         M34           MIPI_CSIO_CLKOP         AN42         VSS_176         M35           VSS_502         AP2         VSS_177         M36           VSS_503         AP5         PDM1_CLK1_M1/SATAO_ACT_LED_M1/UART4_TX_M2/S P10 CLK_M2/GPI01_B3 d         M37           VSS_504         AP6         PDM1_SDI3_M1/UART4_RX_M2/SPI0_MOSI_M2/GPI01_M38         M36	VSS_495		VSS_175	M23
VSS_498         AN37         VDD_CPU_BIGO_3         M26           VSS_499         AN38         VDD_CPU_BIGO_4         M25           VSS_500         AN39         VDD_CPU_BIGO_5         M36           VSS_501         AN40         AVSS_21         M33           MIPI_CSIO_CLKON         AN41         AVSS_22         M34           MIPI_CSIO_CLKOP         AN42         VSS_176         M35           VSS_502         AP2         VSS_177         M36           VSS_503         AP5         PDM1_CLK1_M1/SATAO_ACT_LED_M1/UART4_TX_M2/S PIO_CLK_M2/GPIO1_B3_d         M37           VSS_504         AP6         PDM1_SDI3_M1/UART4_RX_M2/SPIO_MOSI_M2/GPIO1_M38         M36				M24
VSS_499         AN38         VDD_CPU_BIGO_4         M29           VSS_500         AN39         VDD_CPU_BIGO_5         M30           VSS_501         AN40         AVSS_21         M33           MIPI_CSIO_CLKON         AN41         AVSS_22         M33           MIPI_CSIO_CLKOP         AN42         VSS_176         M35           VSS_502         AP2         VSS_177         M36           VSS_503         AP5         PDM1_CLK1_M1/SATAO_ACT_LED_M1/UART4_TX_M2/S PIO_CLK_M2/GPIO1_B3_d         M37           VSS_504         AP6         PDM1_SDI3_M1/UART4_RX_M2/SPIO_MOSI_M2/GPIO1_M38         M38				M25
VSS_500         AN39         VDD_CPU_BIGO_5         M30           VSS_501         AN40         AVSS_21         M33           MIPI_CSI0_CLK0N         AN41         AVSS_22         M32           MIPI_CSI0_CLK0P         AN42         VSS_176         M35           VSS_502         AP2         VSS_177         M36           VSS_503         AP5         PDM1_CLK1_M1/SATA0_ACT_LED_M1/UART4_TX_M2/S P10_CLK_M2/GP101_B3_d         M37           VSS_504         AP6         PDM1_SDI3_M1/UART4_RX_M2/SPI0_MOSI_M2/GP101_M38         M38				M28
VSS_501         AN40         AVSS_21         M33           MIPI_CSI0_CLK0N         AN41         AVSS_22         M33           MIPI_CSI0_CLK0P         AN42         VSS_176         M35           VSS_502         AP2         VSS_177         M36           VSS_503         AP5         PDM1_CLK1_M1/SATA0_ACT_LED_M1/UART4_TX_M2/S P10_CLK_M2/GP101_B3_d         M37           VSS_504         AP6         PDM1_SDI3_M1/UART4_RX_M2/SPI0_MOSI_M2/GPI01_M38         M38				M29
MIPI_CSI0_CLK0N         AN41         AVSS_22         M32           MIPI_CSI0_CLK0P         AN42         VSS_176         M35           VSS_502         AP2         VSS_177         M36           VSS_503         AP5         PDM1_CLK1_M1/SATA0_ACT_LED_M1/UART4_TX_M2/S P10_CLK_M2/GP101_B3_d         M37           VSS_504         AP6         PDM1_SDI3_M1/UART4_RX_M2/SPI0_MOSI_M2/GPI01_M38         M37				M30
MIPI_CSI0_CLK0P         AN42         VSS_176         M35           VSS_502         AP2         VSS_177         M36           VSS_503         AP5         PDM1_CLK1_M1/SATA0_ACT_LED_M1/UART4_TX_M2/S PI0_CLK_M2/GPI01_B3_d         M37           VSS_504         AP6         PDM1_SDI3_M1/UART4_RX_M2/SPI0_MOSI_M2/GPI01_M36         M37				
VSS_502         AP2         VSS_177         M36           VSS_503         AP5         PDM1_CLK1_M1/SATA0_ACT_LED_M1/UART4_TX_M2/S PIO_CLK_M2/GPIO1_B3_d         M37           VSS_504         AP6         PDM1_SDI3_M1/UART4_RX_M2/SPIO_MOSI_M2/GPIO1_M36         M37				
VSS_503  AP5  PDM1_CLK1_M1/SATA0_ACT_LED_M1/UART4_TX_M2/S PI0_CLK_M2/GPI01_B3_d  VSS_504  AP6  PDM1_SDI3_M1/UART4_RX_M2/SPI0_MOSI_M2/GPI01_ M28				
VSS_504  APS  PIO_CLK_M2/GPIO1_B3_d  PDM1_SDI3_M1/UART4_RX_M2/SPI0_MOSI_M2/GPIO1_ M38				
VSS 504 PDM1_SDI3_M1/UART4_RX_M2/SPI0_MOSI_M2/GPI01_ M38	VSS_503	AP5		M37
	VCC FOA	ADC	PDM1_SDI3_M1/UART4_RX_M2/SPI0 MOSI M2/GPIO1	Mag
	V55_5U4	AP6	B2_d	M38

APT	RR55005 Datasireet			V 1.Z
AP7	Pin Name	Pin	Pin Name	Pin
AVSS. 33				
AVSS_36				
ANSS. 35  AP10 125 SCALE, TRIJECTS SCL HAJUARTS, CTSN/PWM/J.R. M. ANSS. 35  AP10 125 SCALE, TRIJECTS SCL HAJUARTS, CTSN/PWM/J.R. M. ANSS. 36  AP11 1 609 C10 002 8 P10 126 M	AVSS_33	AP8		M40
ANS 3.5  AP10	AVSS 34	AP9		M41
ANS. 18			IR_M2/GPIOI_C6_d	
AVSS 36	AVSS_35	AP10		M42
APIE   DDI CHO DQ13 B	AVSS 36	ΛD11		N1
APPEN				
APS2				
SARADC AVDD 1V8				
NSS 506				N6
AP21				N7
AVSS 39	VSS_506	AP27	VSS_180	N9
AVSS 40	VDD_NPU_9	AP30	VSS_181	N11
AP33	AVSS_39	AP31	VSS_182	N12
AP\$   AP\$	AVSS_40	AP32	DDR_CH1_PLL_AVSS	N15
A935   VSS 185   N.				N16
VSS 510				N17
AP38		AP35		N18
SSS 512	VSS_510	AP37	VSS_186	N21
AP40				N22
MPIT_CISIO_D3P	VSS_512	AP39	VDD_CPU_BIG0_6	N24
MIPI_CISIO_D3P	VSS_513	AP40	VDD_CPU_BIG0_7	N25
SDMMC CLK/PDM1_CRLQ M0/TEST_CLKOUT_M0/MCU_JTAG_T		AP41	AVSS_23	N33
MS, MO, UARTS TX, MO, CPIDA 1-D.5 d		AP42	VSS_188	N34
NS MIQ UARLS 1. MIQUEUN 1.		ΔR1	OSC 1V8 1	N35
RTZ RX MJ/PWM9 M1/GPI04_D1_U		AKI	03C_1V8_1	INDO
NE		AR2	OSC 1V8 2	N36
SSS_515				
DDR. CHO. WCKON A				N37
DDR. CHO. WCKOP. A				N38
AVSS. 41	DDR_CH0_WCK0N_A			N39
AVSS. 42  ARI6   IZSO SDIO/GPIO1 D4 d   N. AVSS 42  ARI6   DRC CHO RESET B   PI TYPECO DPO VDDA 0V85 2   ARI9   VSS. 192   PZ AVSS. 44   AR20   DRC CHO DQ5 B   PZ AVSS. 45   AR21   DRC CHO DQ5 B   PZ AVSS. 45   AR21   DRC CHO DQ4 B   PZ AVSS. 46   AR22   DRC CHO DQ4 B   PZ AVSS. 47   AR20   DRC CHO DQ4 B   PZ AVSS. 47   AR20   DRC CHO DQ4 B   PZ AVSS. 48   AR21   DRC CHO DQ4 B   PZ AVSS. 49   AR21   DRC CHO DQ4 B   PZ AVSS. 49   AR21   DRC CHO DQ4 B   PZ AVSS. 40   AR22   DRC CHO DQ4 B   PZ AVSS. 40   AR22   DRC CHO DQ4 B   PZ AVSS. 41   AR20   DRC CHO DQ4 B   PZ AVSS. 41   AR20   DRC CHO DQ4 B   PZ AVSS. 42   DRC CHO DQ4 B   PZ AVSS. 43   AR21   DRC CHO DQ4 B   PZ AVSS. 44   AR20   DRC CHO DQ7 B   PZ AVSS. 47   AR25   VSS. 193   PZ AVSS. 47   AR25   VSS. 194   PZ MIPI. D/C. PHY1. VDD 1V8 1   AR30   VSS. 196   PZ MIPI. D/C. PHY1. VDD 1V2 1   AR33   DRC CHO VDDQ 1   PZ MIPI. D/C. PHY1. VDD 1V2 2   AR35   VDD VDENC 1   PZ MIPI. D/C. PHY1. VDD 1V2 2   AR35   VDD VDENC 1   PZ MIPI. D/C. PHY1. VDD 1V2 2   AR35   VDD VDENC 1   PZ MA/12CG. SCL. MA/PWM1 1, RR MO/SPI4 MOSL. MI/GPI03 A1   AR37   VSS. 198   PZ MA/12CG. SCL. MA/PWM1 1, RR MO/SPI4 MOSL. MI/GPI03 A1   AR37   VSS. 199   PZ MA/12CG. SCL. MA/PWM1 1, MI/GPI03 A0 u   AR36   VSS. 199   PZ MSS. 516   AR40   VDD. CPU BIGO 8   PZ AVSS. 517   AR31   VSS. 202   PZ MSS. 518   AR40   VDD. CPU BIGO 8   PZ AVSS. 48   AT1   VSS. 203   PZ AVSS. 49   AT5   VSS. 204   PZ AVSS. 49   AT6   VSS. 209   PZ AVSS. 49   AT6   VSS. 209   PZ AVSS. 49   AT7   VSS. 209   PZ AVSS. 49   AT7   VSS. 209   PZ AVSS. 49   AT7   VSS. 209   PZ AVSS. 40   AT10   VSS. 211   PMO. SDID MO/SPI1. CSL. MA/UART4. RTSN/GPI01. CSL. MA/UART4. RTSN/GPI01. CSL. MA/UART4. RTSN/GPI01. CSL. MA/UART4. RTSN/GPI01. CSL. MA/UART4. CTSN/GPI01. CSL. MA/U	DDR_CH0_WCK0P_A	AR6		N40
AVSS 42	ΔVSS 41	ΔRQ	I2C3_SCL_M0/UART3_TX_M0/SPI4_MOSI_M0/GPIO1_C	N41
ANSS. 43				
TYPECO_DPO_VDDA_0V85_2		AR16		N42
AVSS. 45				P1
AVSS. 45	TYPEC0_DP0_VDDA_0V85_2	AR19		P2
ANSS 46	AVSS_44	AR20	DDR_CH0_DQ5_B	P3
TYPECO DP0 VDDH 1V8	AVSS_45	AR21	DDR_CH0_DQ4_B	P4
AVSS_47		AR22	DDR_CH0_DQ7_B	P5
MPIP D/C PHY1 VDD 1V8 1	TYPEC0_DP0_VDDH_1V8	AR23	VSS_193	P6
MPID   D/C, PHY1 VDD 1V8 1	AVSS_47	AR25	VSS_194	P7
MIPI D/C PHY0 VDD   VD	MIPI_D/C_PHY1_VDD	AR27	VSS_195	P8
MIPI D/C PHY1 VDD 1V2 1	MIPI_D/C_PHY1_VDD_1V8_1	AR30	VSS_196	P9
MIPIL D/C PHYO VDD 11/2 2	MIPI_D/C_PHY0_VDD	AR33	DDR_CH0_VDDQ_1	P10
MIPIL D/C PHYO VDD 11/2 2	MIPI D/C PHY1 VDD 1V2 1	AR34	VSS 197	P12
1/GPIO3 CO d	MIPI_D/C_PHY0_VDD_1V2_2	AR35	VDD_VDENC_1	P15
I/GPI03	GMAC1_PPSTRIG/I2C3_SDA_M1/UART7_TX_M1/SPI1_MISO_M	AD26	VCC 100	D1C
MX/IZC6_SCL_M4/PWM11_IR_M0/SPI4_MOSI_M1/GPI03_A1		AK36	VSS_198	P10
U   GMAC1 TXD2/SDIO_D0_M1/I2S3_MCLK/FSPI_D0_M2/I2C6_S   AR38   VSS_200   P1	GMAC1_TXD3/SDIO_D1_M1/I2S3_SCLK/AUDDSM_LN/FSPI_D2			
DA MA/PWM10 MO/SPIA MISO MI/GPIO3 AO U	_M2/I2C6_SCL_M4/PWM11_IR_M0/SPI4_MOSI_M1/GPIO3_A1	AR37	VSS_199	P17
DA MA/PWM10 MO/SPIA MISO MI/GPIO3 AO U	_u			
DAM M4/PWMID MIJSPIA MISO MI/GPIO3 AU U   PI	GMAC1_TXD2/SDIO_D0_M1/I2S3_MCLK/FSPI_D0_M2/I2C6_S	VD36	VSS 200	P18
WM9_M0/GPIO3_B0_u		AKSO	V33_200	110
WM   MU/GPIO3 B0 U		VD30	VSS 201	P19
VSS 517				
SDMMC_D3/PDM1_SDI0_M0/JTAG_TMS_M0/I2C8_SDA_M0/UA   RT5_RTSN_M0/PWM10_M1/GPI04_D3_u				P23
RTS_RTSN_M0/PWM10_M1/GPI04_D3_u		AR41	VSS_202	P25
NSS 518		AT1	VSS 203	P26
DDR CH0 WCK1N A				
DDR_CH0_WCK1P_A				P27
VSS_519				P28
NSS   520				P29
AVSS 48  AVSS 49  AVSS 49  AVSS 210  AVSS 211  AVSS 212  AVSS 212  AVSS 213  AVSS 214  AVSS 217  AVSS 214  AVSS 217				P30
AT8				P31
USB20_AVDD_3V3				P32
USB20_DVDD_0V75_1				P33
USB20_DVDD_0V75_2	USB20_AVDD_3V3			P34
USB20_AVDD_1V8_1	USB20_DVDD_0V75_1	AT11		P38
USB20_AVDD_1V8_1	USB20 DVDD 0V75 2	AT12		P39
USB20_AVDD_1V8_1  USB20_AVDD_1V8_2  CIF_HREF/BT1120_D8/I2S1_SD01_M0/PCIE20X1_1_BUTTON_ RSTN/I2C7_SCL_M3/UART8_RTSN_M0/PWM14_M1/SPI0_CS0_ AT15  DDR_CH0_A2_B  R1  AVSS_50  AT16  DDR_CH0_A1_B  TYPEC0_DP0_VDD_0V85  AT18  AVSS_51  AT19  VSS_212  R2  AVSS_52  AT20  AVSS_53  AT20  AVSS_53  AT21  DDR_CH0_VDDQ_2  R1  AVSS_54  AT22  VDD_VDENC_2  R1  AVSD_VDENC_2  R2  R2  R3  R4  R6  R1  R1  R1  R1  R1  R1  R1  R1  R1	00020_0100_01/0_2	/ \ 1 1 4 4		
USB20_AVDD_1V8_2  USB20_AVDD_1V8_2  CIF_HREF/BT1120_D8/I2S1_SD01_M0/PCIE20X1_1_BUTTON_ RSTN/I2C7_SCL_M3/UART8_RTSN_M0/PWM14_M1/SPI0_CS0_ M1/ GPI04_B2_u  AVSS_50  AT16  DDR_CH0_A1_B  RZ TYPEC0_DP0_VDD_0V85  AT18  AVSS_51  AVSS_52  AT19  AVSS_52  AT20  AVSS_53  AT21  DDR_CH0_VDDQ_2  R1  AVSS_54  AT22  VDD_VDENC_2  R1  R2  R2  R3  R4  R5  R6  R6  R7  R6  R7  R7  R8  R8  R8  R8  R8  R8  R8  R8	USB20 AVDD 1V8 1	AT13		P40
CIF_HREF/BT1120_D8/I2S1_SD01_M0/PCIE20X1_1_BUTTON_RSTN/I2C7_SCL_M3/UART8_RTSN_M0/PWM14_M1/SPI0_CS0_M1/GPI04_B2_u         AT15         DDR_CH0_A2_B         R1           AVSS_50         AT16         DDR_CH0_A1_B         R2           TYPEC0_DP0_VDD_0V85         AT18         VSS_212         R3           AVSS_51         AT19         VSS_213         R4           AVSS_52         AT20         VSS_214         R8           AVSS_53         AT21         DDR_CH0_VDDQ_2         R1           AVSS_54         AT22         VDD_VDENC_2         R1				
RSTN/12C7_SCL_M3/UART8_RTSN_M0/PWM14_M1/SPI0_CS0_         AT15         DDR_CH0_A2_B         R1           M1/ GPI04_B2_u         AT16         DDR_CH0_A1_B         R2           TYPEC0_DP0_VDD_0V85         AT18         VSS_212         R3           AVSS_51         AT19         VSS_213         R4           AVSS_52         AT20         VSS_214         R8           AVSS_53         AT21         DDR_CH0_VDDQ_2         R1           AVSS_54         AT22         VDD_VDENC_2         R1		AT14	I2S0_SD00/I2C4_SCL_M4/UART4_CTSN/GPI01_C7_d	P41
M1/ GPIO4_B2_u       AT16       DDR_CH0_A1_B       R2         AVSS_50       AT18       VSS_212       R3         TYPEC0_DP0_VDD_0V85       AT18       VSS_212       R3         AVSS_51       AT19       VSS_213       R4         AVSS_52       AT20       VSS_214       R8         AVSS_53       AT21       DDR_CH0_VDDQ_2       R1         AVSS_54       AT22       VDD_VDENC_2       R1				
AVSS_50         AT16         DDR_CH0_A1_B         R2           TYPEC0_DP0_VDD_0V85         AT18         VSS_212         R3           AVSS_51         AT19         VSS_213         R4           AVSS_52         AT20         VSS_214         R8           AVSS_53         AT21         DDR_CH0_VDDQ_2         R1           AVSS_54         AT22         VDD_VDENC_2         R1		AT15	DDR_CH0_A2_B	R1
TYPEC0_DP0_VDD_0V85         AT18         VSS_212         R3           AVSS_51         AT19         VSS_213         R4           AVSS_52         AT20         VSS_214         R8           AVSS_53         AT21         DDR_CH0_VDDQ_2         R1           AVSS_54         AT22         VDD_VDENC_2         R1				
AVSS_51       AT19       VSS_213       R4         AVSS_52       AT20       VSS_214       R8         AVSS_53       AT21       DDR_CH0_VDDQ_2       R1         AVSS_54       AT22       VDD_VDENC_2       R1				R2
AVSS_52         AT20         VSS_214         R8           AVSS_53         AT21         DDR_CH0_VDDQ_2         R1           AVSS_54         AT22         VDD_VDENC_2         R1				R3
AVSS_53         AT21         DDR_CH0_VDDQ_2         R1           AVSS_54         AT22         VDD_VDENC_2         R1				R4
AVSS_54 AT22 VDD_VDENC_2 R1				R8
				R10
				R15
				R16
				R20
AVSS_56 AT29 VSS_217 R2	AVSS_56	AT29	VSS_217	R21

Pin Name	Pin	Pin Name	Pin
MIPI_D/C_PHY0_VDD_1V8_2	AT30	VDD_CPU_BIG0_9	R23
MIPI_D/C_PHY0_VREG	AT33	VDD_CPU_BIG0_10	R24
VSS_521	AT36	VSS_218	R25
GMAC1_RXD0/MIPI_CAMERA2_CLK_M1/PWM8_M0/GPIO3_A7_	AT37	VDD_CPU_BIG1_1	R26
GMAC1 RXD2/SDIO D2 M1/I2S3 LRCK/AUDDSM LP/FSPI D2			$\vdash$
_M2/UART8_TX_M1/SPI4_CLK_M1/GPIO3_A2_u	AT38	VDD_CPU_BIG1_2	R27
GMAC1 TXCLK/SDIO CMD M1/I2S3 SDI/AUDDSM RP/UART8	AT20	VDD CDU BICL 2	D20
_RTSN_M1/SPI4_CS1_M1/GPIO3_A4_d	AT39	VDD_CPU_BIG1_3	R28
GMAC1_RXD3/SDIO_D3_M1/I2S3_SDO/AUDDSM_RN/FSPI_D3	AT40	VDD_CPU_BIG1_4	R29
_M2/UART8_RX_M1/SPI4_CS0_M1/GPIO3_A3_u			
MIPI_CSI0_D2P	AT41	VDD_CPU_BIG1_5	R30
MIPI_CSI0_D2N	AT42	VDD_CPU_BIG1_6	R31
SDMMC_CMD/PDM1_CLK1_M0/MCU_JTAG_TCK_M0/UART5_RX	AU1	VDD_CPU_BIG1_7	R32
_MO/PWM7_IR_M1/GPIO4_D4_u	A112	VDD CPU BIG1 8	D22
VSS_522	AU2 AU3		R33 R35
VSS_523 VSS_524	AU4	VSS_219 PMUIO1 1V8 2	R36
		I2C3_SDA_M0/UART3_RX_M0/SPI4_MISO_M0/GPIO1_C	
USB20_HOST1_REXT	AU6	0 z	R38
TVDECO LICEZO OTCO DEVT	A117	I2S0_SDI1/PDM0_SDI3_M0/I2C1_SDA_M4/UART4_RX_	D20
TYPEC0_USB20_OTG0_REXT	AU7	M0/PWM1_M1/SPI1_CS0_M2/GPIO1_D3_d	R39
AVSS_57	AU8	VSS_220	T2
CIF_D5/BT1120_D5/I2S1_SDI0_M0/I2C3_SDA_M2/UART3_TX	AU15	VSS_221	T3
_M2/SPI2_MOSI_M1/GPIO4_A5_d			
_AVSS_58	AU16	VSS_222	T4
AVSS_59	AU18	DDR_CH0_VDDQ_3	T10
AVSS_60	AU19	DDR_CH0_VDD_1	T12
AVSS_61	AU21	DDR_CH0_VDD_2	T13
MIPI_CAMERAO_CLK_M0/SPDIF1_TX_M1/I2S1_SDO0_M0/SAT			
A2_ACT_LED_M0/I2C6_SCL_M3/UART8_RX_M0/SPI0_CS1_M1	AU22	VDD_VDENC_3	T15
/GPIO4_B1_u			
BT1120_D11/UART9_RX_M1/PWM12_M1/SPI3_MISO_M1/GPIO	AU23	VSS_224	T16
4_B5_d		_	
AVSS_62	AU24	VSS_225	T17
AVSS_63	AU25	VSS_226	T18
AVSS_64	AU27	VSS_227	T20
AVSS_65	AU28	VSS_228	T21
AVSS_66	AU29	VSS_229	T24
CIF_D11/PCIE20X1_2_CLKREQN_M0/HDMI_TX0_SCL_M2/I2C5	AU30	VSS_230	T25
_SCL_M0/SPI3_MOSI_M3/GPIO3_C7_u	ALIDI	VDD CDU DICI O	T26
AVSS_67	AU31	VDD_CPU_BIG1_9	T26
CIF_D8/FSPI_CS0N_M2/UART5_TX_M1/SPI3_CS0_M3/GPIO3_ C4 u	AU34	VSS_231	T35
VSS_525	AU35	VSS 232	T36
VSS_526	AU38	VSS_233	T37
VSS_527	AU39	VSS_234	T38
VSS 528	AU40	VSS_235	T39
MIPI_CSIO_CLK1P	AU41	VSS 236	T40
MIPI CSIO CLKIN	AU42	XIN_24M	T41
SDMMC_D2/PDM1_SDI1_M0/JTAG_TCK_M0/I2C8_SCL_M0/UA			
RT5_CTSN_M0/GPIO4_D2_u	AV1	XOUT_24M	T42
SDMMC DO/PDM1 SDI3 MO/JTAG TCK M1/I2C3 SCL M4/UA			
RT2_TX_M1/PWM8_M1/GPIO4_D0_u	AV2	VSS_223	T7
DDR CHO DQS1N A	AV3	DDR_CH0_A0_A	U1
DDR CH0 DQS1P A	AV4	DDR CHO AO B	U2
VSS 529	AV5	DDR CH0 DQ0 B	U3
USB20_HOST0_DM	AV6	DDR_CH0_DQ6_B	U4
USB20_HOST1_DP	AV7	DDR_CH0_DQ3_B	U5
AVSS_68	AV8	VSS_237	U6
AVSS_69	AV9	VSS_238	U7
TYPEC0_USB20_VBUSDET	AV10	VSS_239	U8
SARADC_IN2	AV11	DDR_CH0_VDD_3	U12
AVSS_70	AV12	DDR_CH0_VDD_4	U13
SARADC_IN3	AV13	VDD_VDENC_4	U15
AVSS_71	AV14	VSS_240	U16
AVSS_72	AV15	VSS_241	U17
AVSS_73	AV16	VSS_242	U18
CIF_D6/BT1120_D6/I2S1_SDI1_M0/I2C5_SCL_M2/UART3_RX	AV18	VSS_243	U20
M2/SPI2_CLK_M1/GPIO4_A6_d	AVIO	V35_2+3	020
CIF_D0/BT1120_D0/I2S1_MCLK_M0/PCIE20X1_1_CLKREQN_M	AV19	VSS_244	U21
1/UART9_RTSN_M1/SPI0_MISO_M1/GPIO4_A0_d		_	
AVSS_74	AV21	VSS_245	U22
BT1120_D13/PCIE20X1_2_CLKREQN_M1/HDMI_TX0_SCL_M0/I	AV22	VSS_246	U23
2C5_SDA_M1/SPI3_CLK_M1/GPI04_B7_u			
CIF_VSYNC/BT1120_D9/I2S1_SD02_M0/PCIE20X1_2_BUTTON	۸۱/22	VSS 247	1124
_RSTN/I2C7_SDA_M3/UART8_CTSN_M0/PWM15_IR_M1/GPIO4	AV23	VSS_247	U24
_B3_u AVSS_75	۸۱/25	VSS 248	U25
CIF_D2/BT1120_D2/I2S1_LRCK_TX_M0/PCIE20X1_1_PERSTN	AV25	VSS_248	
_M1/SPI0_CLK_M1/GPIO4_A2_d	AV26	VDD_CPU_BIG1_10	U26
CIF_CLKOUT/BT1120_D10/I2S1_SD03_M0/DP0_HPDIN_M0/SP		I2SO SCLK RX/PDM0 CLK1 M0/I2C2 SDA M3/PWM11	
DIFO_TX_M1/UART9_TX_M1/PWM11_IR_M1/GPIO4_B4_u	AV27	IR_M2/SPI4_CS1_M0/GPIO1_C4_d	U35
		I2SO MCLK/I2C6 SDA M1/UART3 RTSN/PWM3 IR M2/	
AVSS_76	AV29	SPI4_CLK_M0/GPIO1_C2_d	U36
CIE D10/CDI2 MICO M2/CDIO2 CC	A)/20	I2S0_SD01/I2C7_SCL_M0/UART6_TX_M2/SPI1_MISO_	1127
CIF_D10/SPI3_MISO_M3/GPIO3_C6_u	AV30	M2/GPIO1_D0_d	U37
HDMI_TX0_HPD_M1/MCU_JTAG_TCK_M1/UART9_RX_M2/SPI0	Λ\/ <b>21</b>	I2S0_SD02/I2S0_SDI3/PDM0_SDI1_M0/I2C7_SDA_M0/	1120
_CS0_M3/GPIO3_D4_d	AV31	UART6_RX_M2/SPI1_MOSI_M2/GPIO1_D1_d	U38
		·	

Pin Name	Pin	Pin Name	Pin
AVSS_77 AVSS 78	AV32 AV33	VSS_249 VSS_250	U39 U40
CIF_D9/FSPI_CS1N_M2/UART5_RX_M1/SPI3_CS1_M3/GPIO3_			
C5_u	AV34	VSS_251	U41
GMAC1_TXD1/I2S2_MCLK_M1/UART2_CTSN/GPIO3_B4_u	AV35	DDR_CH0_CKB_B	V1
VSS_530	AV36	DDR_CH0_CK_B	V2
ETH1_REFCLKO_25M/MIPI_CAMERA1_CLK_M1/I2C4_SCL_M0/GPIO3 A6 d	AV37	VSS_252	V3
GMAC1_RXCLK/SDIO_CLK_M1/MIPI_CAMERAO_CLK_M1/FSPI_			
CLK_M2/I2C4_SDA_M0/UART8_CTSN_M1/GPIO3_A5_d	AV38	DDR_CH0_DM0_B	V5
GMAC1_RXDV_CRS/I2S2_LRCK_RX_M1/MIPI_CAMERA4_CLK_	AV39	VSS 253	V6
M1/UART2_TX_M2/PWM2_M1/GPIO3_B1_d	71133	V35_233	••
GMAC1_MDC/MIPI_TE0/I2C8_SCL_M4/UART7_RTSN_M1/PWM 14_M0/SPI1_CS0_M1/GPIO3_C2_d	AV40	VSS_254	V7
VSS 531	AV41	VSS 255	V8
VSS_532	AW3	DDR_CH0_VDDQ_4	V10
VSS_533	AW4	DDR_CH0_VDD_MIF_1	V12
USB20_HOST0_REXT	AW5	DDR_CH0_VDD_MIF_2	V13
USB20_HOST0_DP	AW6 AW7	DDR_CH0_VDD_MIF_3	V14 V16
USB20_HOST1_DM AVSS_79	AW8	VSS_256 VSS_257	V16
AVSS 80	AW9	VSS 258	V17
TYPECO_USB20_OTG_ID	AW10	VSS_259	V23
TYPEC0_DP0_REXT	AW11	VSS_260	V24
AVSS_81	AW12	VSS_261	V25
SARADC_IN5	AW13	VDD_CPU_BIG1_MEM_1	V26
AVSS_82 SARADC INO BOOT	AW14 AW15	VDD_CPU_BIG1_MEM_2 VDD_CPU_BIG1_MEM_3	V27
AVSS_83	AW15 AW16	VDD_CPU_BIG1_MEM_3  VDD_CPU_BIG1_MEM_4	V28 V29
AVSS 84	AW17	VSS_262	V30
CIF_D1/BT1120_D1/I2S1_SCLK_TX_M0/PCIE20X1_1_WAKEN_			
M1/UART9_CTSN_M1/SPI0_MOSI_M1/GPIO4_A1_d	AW18	VSS_263	V31
CIF_D4/BT1120_D4/I2S1_LRCK_RX_M0/I2C3_SCL_M2/UART0	AW19	VSS_264	V32
_RX_M2/SPI2_MISO_M1/GPIO4_A4_d AVSS 85	AW21	VSS 265	V33
BT1120 D12/SATAO ACT LED M0/I2C5 SCL M1/PWM13 M1/			
SPI3_MOSI_M1/GPIO4_B6_d	AW22	VSS_266	V34
BT1120_D14/PCIE20X1_2_WAKEN_M1/HDMI_TX0_SDA_M0/I2	AW23	PMUIO2 1	V35
C8_SCL_M3/SPI3_CS0_M1/GPIO4_C0_u			
AVSS_86	AW25	PMUIO2_2	V36
CIF_D7/BT1120_D7/I2S1_SDI2_M0/I2C5_SDA_M2/SPI2_CS0_ M1/GPIO4_A7_d	AW26	PMUIO2_1V8_1	V37
CIF CLKIN/BT1120 CLKOUT/I2S1 SDI3 M0/I2C6 SDA M3/U			
ART8_TX_M0/SPI2_CS1_M1/GPI04_B0_d	AW27	VSS_267	V38
AVSS_87	AW28	VSS_268	V39
AVSS_88	AW29	VSS_269	V40
MCU_JTAG_TMS_M1/UART9_TX_M2/PWM11_IR_M3/SPI0_CS1	AW30	TVSS	V41
M3/GPIO3_D5_d CIF_D12/PCIE20X1_2_WAKEN_M0/HDMI_TX0_SDA_M2/I2C5			
SDA_M0/UART4_RX_M1/PWM8_M2/SPI3_CLK_M3/GPI03_D0_	AW31	NPOR	V42
u			
AVSS_89	AW32	VSS_270	W2
AVSS_90	AW33	VSS_271	W5
GMAC1_TXER/I2S2_SDI_M1/UART2_RX_M2/PWM3_IR_M1/GPI O3 B2 d	AW34	VSS_272	W7
GMAC1 TXD0/I2S2 SDO M1/UART2 RTSN/GPIO3 B3 u	AW35	VSS_273	W8
AVSS 91	AW36	VSS 274	W9
GMAC1_MCLKINOUT/I2S2_LRCK_TX_M1/UART3_RX_M1/PWM1	AW37	DDR_CH0_VDDQ_5	W10
3_M0/GPIO3_B6_d			
GMAC1_PPSCLK/UART7_RX_M1/SPI1_CLK_M1/GPIO3_C1_d	AW38	VDD_VDENC_5	W16
GMAC1_MDIO/MIPI_TE1/I2C8_SDA_M4/UART7_CTSN_M1/PW M15_IR_M0/SPI1_CS1_M1/GPIO3_C3_d	AW39	VDD_VDENC_MEM_1	W17
AVSS_92	AW40	VSS_275	W18
MIPI_DPHY0_RX_D3P/NO_USE	AW41	VSS 276	W19
MIPI_DPHY0_RX_D3N/MIPI_CPHY0_RX_TRIO2_C	AW42	VSS_277	W22
HDMI_TX0_SBDN/EDP_TX0_AUXN	AY1	VSS_278	W23
AVSS_93	AY2	VSS_279	W24
HDMI/eDP_TX0_REXT AVSS_94	AY3 AY4	VSS_280 VDD LOGIC 3	W26 W33
AVSS_94 AVSS_95	AY5	REFCLK_OUT/GPIO0_A0_d	W38
AVSS_96	AY7	SPI2_MOSI_M2/I2C0_SDA_M0/GPI00_A6_z	W39
AVSS_97	AY8	SPI2_CS0_M2/I2C1_SDA_M1/PWM5_M0/UART0_TX_M1/	W40
		GPIO0_B1_z	
TYPECO_USB2O_OTG_DM	AY10	PMIC_SLEEP1/GPIO0_A2_d	W41
TYPECO_USB2O_OTG_DP  AVSS_99	AY11 AY12	PMIC_INT_L/GPIO0_A7_u DDR_CH0_A4_A	W42 Y1
SARADC IN1	AY12 AY13	DDR_CH0_A4_A  DDR_CH0_LP4/4X_CS0_A	Y1 Y2
AVSS_100	AY14	VSS_281	Y3
SARADC_IN4	AY15	VSS_282	Y4
AVSS_101	AY16	VSS_283	Y5
AVSS_102	AY17	VSS_284	Y6
AVSS_103	AY18	DDR_CH0_VDDQ_6	Y10
CIF_D3/BT1120_D3/I2S1_SCLK_RX_M0/UART0_TX_M2/GPIO4	AY19	VSS_285	Y11
	_		
A3_d AVSS 104	AY21	DDR CH0 PLL AVDD1V8	Y14
AVSS_104 AVSS_105		DDR_CH0_PLL_AVDD1V8 VDD_VDENC_MEM_2	Y14 Y17
AVSS_104	AY21		

Pin Name	Pin	Pin Name	Pin
BT1120_D15/SPDIF1_TX_M2/PCIE20X1_2_PERSTN_M1/HDMI_ TX0_CEC_M0/I2C8_SDA_M3/PWM6_M1/SPI3_CS1_M1/GPI04_ C1_d	AY26	VSS_288	Y22
CIF_D13/PCIE20X1_2_PERSTN_M0/UART4_TX_M1/PWM9_M2/ SPI0_MISO_M3/GPIO3_D1_d	AY27	VSS_289	Y23
AVSS_108	AY28	VSS_290	Y24
AVSS_109	AY29	PLL_DVDD0V75	Y26
CIF_D14/I2C7_SCL_M2/UART9_RTSN_M2/SPI0_MOSI_M3/GPI O3_D2_d	AY30	VSS_291	Y28
CIF_D15/I2C7_SDA_M2/UART9_CTSN_M2/PWM10_M2/SPI0_C LK_M3/GPIO3_D3_d	AY31	VSS_292	Y29
AVSS_110	AY32	VSS_293	Y30
AVSS_111	AY33	VSS_294	Y31
GMAC1_PTP_REF_CLK/I2C3_SCL_M1/SPI1_MOSI_M1/GPIO3_B 7_d	AY34	VSS_295	Y32
GMAC1_TXEN/I2S2_SCLK_TX_M1/UART3_TX_M1/PWM12_M0/ GPIO3_B5_u	AY35	VDD_LOGIC_4	Y33
AVSS_112	AY36	PMUIO2_1V8_2	Y37
AVSS_113	AY37	SPI2_MISO_M2/I2C0_SCL_M0/GPIO0_B3_z	Y38
AVSS_114	AY39	SPI2_CLK_M2/SDMMC_PWREN/PMU_DEBUG/GPIO0_A5_ d	Y39
MIPI_DPHY0_RX_D1N/MIPI_CPHY0_RX_TRIO0_C	AY40	EMMC_D1/FSPI_D1_M0/GPIO2_D1_u	Y40
AVSS_115	AY41	EMMC_D0/FSPI_D0_M0/GPIO2_D0_u	Y41
MIPI_DPHY0_RX_D2P/MIPI_CPHY0_RX_TRIO2_B	AY42		

## **Chapter 3 Electrical Specification**

## 3.1 Absolute Ratings

The below table provides the absolute ratings.

Absolute maximum or minimum ratings specify the values beyond which the device may be damaged permanently. Long-term exposure to absolute maximum ratings conditions may affect device reliability.

Table 3-1 Absolute ratings

Parameters	Related Power Group	Min	Max	Unit
Farameters	VDD_CPU_BIG0	MIII	Max	Oilit
Supply voltage for CPU	VDD_CPU_BIG1 VDD_CPU_LIT	-0.3	1.1	V
Supply voltage for CPU memory	VDD_CPU_BIGO_MEM VDD_CPU_BIG1_MEM VDD_CPU_LIT_MEM	-0.3	1.1	V
Supply voltage for GPU	VDD_GPU	-0.3	1.1	V
Supply voltage for GPU memory	VDD_GPU_MEM	-0.3	1.1	V
Supply voltage for NPU	VDD_NPU	-0.3	1.1	V
Supply voltage for NPU memory	VDD_NPU_MEM	-0.3	1.1	V
Supply voltage for VCODEC	VDD_VDENC	-0.3	0.95	V
Supply voltage for VCODEC memory	VDD_VDENC_MEM	-0.3	0.95	V
Supply voltage for core logic	VDD_LOGIC	-0.3	0.95	V
0.75V supply voltage	PMU_0V75 PLL_DVDD0V75 USB20_DVDD_0V75 HDMI/eDP_TX0_VDD_0V75 HDMI/eDP_TX0_AVDD_0V75 MIPI_CSI0_AVCC0V75 OTP_VDDOTP_0V75	-0.3	0.95	V
0.85V supply voltage	DDR_CH0_VDD  DDR_CH0_VDD_MIF  DDR_CH0_PLL_DVDD  DDR_CH1_VDD  DDR_CH1_VDD_MIF  DDR_CH1_PLL_DVDD  TYPEC0_DP0_VDD_0V85  TYPEC0_DP0_VDDA_0V85  MIPI_D/C_PHY0_VDD  MIPI_D/C_PHY1_VDD  PCIE20_SATA30_USB30_2_AVDD_0V85	-0.3	1.00	V
1.2V supply voltage	MIPI_D/C_PHY_VDD_1V2	-0.3	1.35	V
1.8V supply voltage	DDR_CH0_PLL_AVDD1V8 DDR_CH1_PLL_AVDD1V8 PLL_AVDD1V8 USB20_AVDD_1V8 TYPEC0_DP0_VDDH_1V8 HDMI/eDP_TX0_VDD_CMN_1V8 HDMI/eDP_TX0_VDD_IO_1V8 MIPI_CSI0_AVCC1V8 MIPI_D/C_PHY_VDD_1V8 PCIE20_SATA30_0_AVDD_1V8 PCIE20_SATA30_USB30_2_AVDD_1V8 SARADC_AVDD_1V8 OSC_1V8	-0.5	1.98	V
3.3V supply voltage	USB20_AVDD_3V3	-0.5	3.63	V
1.8V only GPIO supply voltage	PMUIO1_1V8 EMMCIO_1V8 VCCIO1_1V8	-0.5	1.98	V
1.8V/3.3V GPIO supply voltage	PMUIO2_1V8 VCCIO2_1V8 VCCIO4_1V8 VCCIO5_1V8 VCCIO6_1V8	-0.5	3.63	V
Supply voltage for DDR IO (LPDDR4/4X 0.6V; LPDDR5 0.5V)	DDR_CH0_VDDQ DDR_CH0_VDDQ_CK DDR_CH1_VDDQ	-0.3	0.7	٧

Parameters	Related Power Group	Min	Max	Unit
	DDR_CH1_VDDQ_CK			
Supply voltage for DDR IO (LPDDR4/4X 1.1V; LPDDR5 1.05V)	DDR_CH0_VDDQ_CKE DDR_CH1_VDDQ_CKE	-0.3	1.25	V
Storage Temperature	Tstg	-40	125	°C
Max Conjunction Temperature	Tj	NA	125	°C

**3.2 Recommended Operating Condition**Following table describes the recommended operating condition. Table 3-2 Recommended operating condition

Parameters	Symbol	Min	Тур	Max	Unit
Voltage for CPU BigCore 0	VDD_CPU_BIG0	0.55	0.75	1.05	V
Voltage for CPU BigCore 0 Memory	VDD_CPU_BIG0_MEM	0.675	0.75	1.05	V
Voltage for CPU BigCore 1	VDD_CPU_BIG1	0.55	0.75	1.05	V
Voltage for CPU BigCore 1 Memory	VDD_CPU_BIG1_MEM	0.675	0.75	1.05	V
Voltage for CPU LitCore and DSU	VDD_CPU_LIT	0.55	0.75	0.95	V
Voltage for CPU LitCore and DSU Memory	VDD_CPU_LIT_MEM	0.675	0.75	0.95	V
Voltage for GPU	VDD_GPU	0.55	0.75	0.95	V
Voltage for GPU Memory	VDD_GPU_MEM	0.675	0.75	0.95	V
Voltage for NPU	VDD_NPU	0.55	0.75	0.95	V
Voltage for NPU Memory	VDD_NPU_MEM	0.675	0.75	0.95	V
Voltage for VCODEC	VDD_VDENC	0.675	0.75	0.825	V
Voltage for VCODEC Memory	VDD_VDENC_MEM	0.675	0.75	0.825	V
Voltage for Logic	VDD_LOGIC	0.675	0.75	0.825	V
Voltage for PMU	PMU_0V75	0.675	0.75	0.825	V
Digital GPIO Power (1.8V only)	PMUIO1_1V8, VCCIO1_1V8	1.65	1.8	1.95	٧
Digital GPIO Power (3.3V/1.8V)	PMUIO2_1V8, VCCIO2_1V8, VCCIO4_1V8, VCCIO5_1V8, VCCIO6_1V8	2.7 1.65	3.3 1.8	3.6 1.95	V
eMMC IO Power (1.8V)	EMMCIO_1V8	1.65	1.8	1.95	V
DDR CH0 Logic power(0.85V)	DDR_CH0_VDD, DDR_CH0_VDD_MIF, DDR_CH1_VDD, DDR_CH1_VDD_MIF	0.675	0.85	0.935	V
DDR CH0_PLL power(0.85V)	DDR_CH0_PLL_DVDD, DDR_CH1_PLL_DVDD	0.675	0.75	0.8925	V
DDR CH0_PLL power(1.8V)	DDR_CH0_PLL_AVDD1V8, DDR_CH1_PLL_AVDD1V8	1.62	1.8	1.98	V
LPDDR4 IO VDDQ power	DDR_CH0_VDDQ, DDR_CH0_VDDQ_CK,	0.57	0.6	0.63	V
LPDDR4 Retention IO VDDQ Power	DDR_CH0_VDDQ_CKE, DDR_CH1_VDDQ_CKE	1.045	1.1	1.155	V
LPDDR5 IO VDDQ power	DDR_CH0_VDDQ, DDR_CH0_VDDQ_CK, DDR_CH1_VDDQ, DDR_CH1_VDDQ_CK	0.475	0.5	0.525	V
LPDDR5 Retention IO VDDQ Power	DDR_CH0_VDDQ_CKE, DDR_CH1_VDDQ_CKE	1.0	1.05	1.1	V
PLL Analog Power(0.75V)	PLL_DVDD0V75	0.675	0.75	0.8925	V
PLL Analog Power(1.8V)	PLL_AVDD1V8	1.62	1.8	1.98	V
USB 2.0 Analog Power (0.75V)	USB20_DVDD_0V75	0.6975	0.75	0.825	V
USB 2.0 Analog Power (1.8V)	USB20_AVDD_1V8	1.674	1.8	1.98	V
USB 2.0 Analog Power (3.3V)	USB20_AVDD_3V3	3.069	3.3	3.63	V
USB & DP Analog Power (0.85V)	TYPEC0_DP0_VDD_0V85, TYPEC0_DP0_VDDA_0V85	0.8075	0.85	0.8925	V
USB & DP Analog Power (1.8V)	TYPEC0_DP0_VDDH_1V8	1.71	1.8	1.89	V

Parameters	Symbol	Min	Тур	Max	Unit
Combo PIPE PHY Analog Power(0.9V)	PCIE20_SATA30_0_AVDD_0V85, PCIE20_SATA30_USB30_2_AVDD_0V85	0.8	0.85	0.935	V
Combo PIPE PHY Analog Power(1.8V)	PCIE20_SATA30_0_AVDD_1V8, PCIE20_SATA30_USB30_2_AVDD_1V8	1.62	1.8	1.98	V
MIPI CSI DPHY Analog Power(0.75V)	MIPI_CSIO_AVCC0V75	0.675	0.75	0.825	V
MIPI CSI DPHY Analog Power(1.8V)	MIPI_CSI0_AVCC1V8	1.62	1.8	1.98	V
MIPI DCPHY Analog Power (0.85V)	MIPI_D/C_PHY_VDD, MIPI_D/C_PHY1_VDD	0.7125	0.85	0.8925	V
MIPI DCPHY Analog Power (1.2V)	MIPI_D/C_PHY_VDD_1V2	1.14	1.2	1.26	V
MIPI DCPHY Analog Power (1.8V)	MIPI_D/C_PHY_VDD_1V8	1.71	1.8	1.89	V
HDMI/eDP TX Digital Power (0.75V)	HDMI/eDP_TX0_VDD_0V75	0.675	0.75	0.85	V
HDMI/eDP TX Analog Power (0.75V)	HDMI/eDP_TX0_AVDD_0V75	0.675	0.75	0.85	V
HDMI/eDP TX Analog Power (1.8V)	HDMI/eDP_TX0_VDD_CMN_1V8	1.62	1.8	1.98	V
HDMI/eDP TX Analog Power (1.8V)	HDMI/eDP_TX0_VDD_IO_1V8	1.62	1.8	1.98	V
SARADC Analog Power(1.8V)	SARADC_AVDD_1V8	1.62	1.8	1.98	V
OTP Analog Power(0.75V)	OTP_VDDOTP_0V75	0.675	0.75	0.825	V
OSC Analog Power(1.8V)	OSC_1V8	1.65	1.8	1.95	V
OSC input clock frequency		NA	24	NA	MHz
Max CPU frequency		NA	NA	2.2-2.4	GHz
Max GPU frequency		NA	NA	1000	MHz
Max NPU frequency		NA	NA	1000	MHz
Ambient Operating Temperature	TA	0	NA	80	℃

## 3.3 DC Characteristics

Table 3-3 DC Characteristics

	Parameters	Symbol	Min	Тур	Max	Unit
	Input Low Voltage	V <sub>IL</sub>	VSS	NA	0.3*VDDO	V
	Input High Voltage	V <sub>IH</sub>	0.7*VDDO	NA	VDDO	V
Digital	Output Low Voltage	V <sub>OL</sub>	VSS	NA	0.25*DVDD	V
3.3V/1.8V GPIO @3.3V	Output High Voltage	Vон	0.75*DVDD	NA	DVDD	V
	Pullup Resistor	R <sub>RPU</sub>	10	NA	100	Kohm
	Pulldown Resistor	R <sub>RPD</sub>	10	NA	100	Kohm
	Input Low Voltage	V <sub>IL</sub>	VSS	NA	0.3*VDDO	V
	Input High Voltage	V <sub>IH</sub>	0.7*VDDO	NA	VDDO	V
Digital	Output Low Voltage	VoL	VSS	NA	0.25*DVDD	V
3.3V/1.8V GPIO @1.8V	Output High Voltage	Vон	0.75*DVDD	NA	DVDD	V
	Pullup Resistor	R <sub>RPU</sub>	10	NA	50	Kohm
	Pulldown Resistor	R <sub>RPD</sub>	10	NA	50	Kohm
	Input Low Voltage	V <sub>IL</sub>	VSS	NA	0.3*VDDO	V
	Input High Voltage	V <sub>IH</sub>	0.7*VDDO	NA	VDDO	V
Digital 1.8V only GPIO	Output Low Voltage	VoL	VSS	NA	0.25*DVDD	V
@1.8V	Output High Voltage	V <sub>OH</sub>	0.75*DVDD	NA	DVDD	V
	Pullup Resistor	R <sub>RPU</sub>	10	NA	50	Kohm
	Pulldown Resistor	R <sub>RPD</sub>	10	NA	50	Kohm
	Input Low Voltage	V <sub>IL</sub>	VSS	NA	0.35*DVDD	V
	Input High Voltage	V <sub>IH</sub>	0.65*DVDD	NA	DVDD	V
eMMC IO	Output Low Voltage	V <sub>OL</sub>	VSS	NA	0.45	V
@1.8V	Output High Voltage	V <sub>OH</sub>	DVDD-0.45	NA	DVDD	V
	Pullup Resistor	R <sub>RPU</sub>	10	NA	50	Kohm
	Pulldown Resistor	R <sub>RPD</sub>	10	NA	50	Kohm

	Parameters	Symbol	Min	Тур	Max	Unit
	Input Low Voltage	V <sub>IL</sub>	NA	NA	Vref-0.14	V
	Input High Voltage	V <sub>IH</sub>	Vref+0.14	NA	NA	V
	Output Log Voltage	V <sub>OL</sub>	NA	NA	0.2	V
DDR IO	Output High Voltage	V <sub>OH</sub>	0.25	NA	NA	V
	Input Low Current	I <sub>IL</sub>	-100/-500	NA	100/500	Room/Hot uA
	Input High Current	I <sub>IH</sub>	-100/-500	NA	100/500	Room/Hot uA

Note: VDDO and DVDD are both IO power Supply

## 3.4 Electrical Characteristics for General IO

Table 3-4 Electrical Characteristics for Digital General IO

ı	Parameters	Symbol	Test condition	Min	Тур	Max	Unit
	Input leakage current	I <sub>PAD</sub>	DVDD=Max, V <sub>PAD</sub> =0V or DVDD	-10	NA	10	uA
Digital 3.3V/1.8V GPIO	Input Hysteresis for Schmitt Trigger Operation	V <sub>H</sub>		0.08* VDDO	NA	NA	V
@3.3V	Input pullup resistor current	${ m I}_{\sf RPU}$	$V_{PAD} = 0V$	-20	NA	-180	uA
	Input pulldown resistor current	${ m I}_{\sf RPD}$	V <sub>PAD</sub> = VDDO	20	NA	180	uA
	Input leakage current	${ m I}_{\sf PAD}$	DVDD=Max, V <sub>PAD</sub> =0V or DVDD	-10	NA	10	uA
Digital 3.3V/1.8V GPIO	Input Hysteresis for Schmitt Trigger Operation	Vн		0.1* VDDO	NA	NA	V
@1.8V	Input pullup resistor current	${ m I}_{\sf RPU}$	$V_{PAD} = 0V$	-20	NA	-180	uA
	Input pulldown resistor current	$I_{RPD}$	V <sub>PAD</sub> = VDDO	20	NA	10  NA  -180  180  10  NA  -180  180  10  NA  -170  170  NA  -170	uA
	Input leakage current	IPAD	DVDD=Max, V <sub>PAD</sub> =0V or DVDD	-10	NA NA	10	uA
Digital 1.8V only GPIO	Input Hysteresis for Schmitt Trigger Operation	Vн		0.1* VDDO	NA	NA	V
@1.8V	Input pullup resistor current	$\mathbf{I}_{RPU}$	$V_{PAD} = 0V$	-20	NA	-170	uA
	Input pulldown resistor current	${ m I}_{\sf RPD}$	V <sub>PAD</sub> = VDDO	20	NA	170	uA
	Input leakage current	${ m I}_{\sf PAD}$	DVDD=Max, V <sub>PAD</sub> =0V or DVDD	-10	NA	10	uA
eMMC IO	Input Hysteresis for Schmitt Trigger Operation	V <sub>H</sub>		0.1* DVDD	NA	NA	V
@1.8V	Input pullup resistor current	${ m I}_{\sf RPU}$	$V_{PAD} = 0V$	-20	NA	-170	uA
	Input pulldown resistor current	$I_{RPD}$	V <sub>PAD</sub> = VDDO	20	NA	170	uA

Note: VDDO and DVDD are both IO power Supply

## 3.5 Electrical Characteristics for PLL

Table 3-5 Electrical Characteristics for INT PLL

Parameters	Symbol	Test condition	Min	Тур	Max	Unit		
Input clock frequency	$F_{FIN}$		4.5	-	300	MHz		
Reference frequency(F <sub>FIN</sub> /p)	F <sub>FREE</sub>		4.5	7	12	MHz		
Frequency of PLL's output	F <sub>FOUT</sub>		35.2	-	4500	MHz		
Frequency of VCO's output	F <sub>FVCO</sub>		2250	-	4500	MHz		
Lock time	T <sub>LT</sub>	Measured at all $F_{FIN}$ and $F_{FOUT}$ range. RESETB=High	-	-	150	Cycles		

Table 3-6 Electrical Characteristics for FRAC PLL

Parameters	Symbol	Test condition	Min	Тур	Max	Unit
Input clock frequency	F <sub>FIN</sub>		6	1	300	MHz
Reference frequency(F <sub>FIN</sub> /p)	F <sub>FREE</sub>		6	20	30	MHz
Frequency of PLL's output	F <sub>FOUT</sub>		35.2	-	4500	MHz

Parameters	Symbol	Test condition	Min	Тур	Max	Unit
Frequency of VCO's output	F <sub>FVCO</sub>		2250	-	4500	MHz
Lock time	Тьт	Measured at all F <sub>FIN</sub> and F <sub>FOUT</sub> range. RESETB=High	-	-	500	Cycles

Table 3-7 Electrical Characteristics for DDR PLL

Parameters	Symbol	Test condition	Min	Тур	Max	Unit
Input clock frequency	F <sub>FIN</sub>		6	-	300	MHz
Reference frequency(F <sub>FIN</sub> /p)	F <sub>FREE</sub>		6	20	30	MHz
Frequency of PLL's output	F <sub>FOUT</sub>		51.6	-	6600	MHz
Frequency of VCO's output	F <sub>FVCO</sub>		3300	-	6600	MHz
Lock time	T <sub>LT</sub>	Measured at all F <sub>FIN</sub> and F <sub>FOUT</sub> range. RESETB=High	-	-	500	Cycles

Notes:

① p is the input divider value

## 3.6 Electrical Characteristics for PCIe2/SATA Interface

Table 3-8 Electrical Characteristics for PCIe2/SATA Interface

Parameters	Symbol	Min	Тур	Max	Unit
Transmitter					
Differential Peak-Peak TX Output Voltage Swing	V <sub>TX_DIFF_PP</sub>	800	1000	1200	mV
Differential Peak-Peak Low Power TX Output Voltage Swing	V <sub>TX_DIFF_PP_LOW</sub>	400	NA	1200	mV
The output impedance	R <sub>TX_DIFF_DC</sub>	80	100	120	ohm
Single Ended Output Resistance Matching	R <sub>TX_DC_OFFSET</sub>	NA	NA	5	%
Transmitter output common mode voltage	V <sub>TX_DC_CM</sub>	400	NA	800	mV
Maximum mismatch between TXP and TXM for both time and amp	V <sub>TX_CM_AC_PP_ACTIVE</sub>	NA	NA	50	mV
The amount of voltage change allowed during Receiver Detection	V <sub>TX_RCV_DETECT</sub>	NA	NA	600	mV
TX de-emphasis	V <sub>TX_DE_RATIO</sub>	3.0	3.5	4.0	dB
AC Coupling Capacitor(USB3.1/PCIe)	CAC COUPLING	75	NA	200	nF
AC Coupling Capacitor(SATA)	CAC_COUPLING	6	NA	12	nF
Output rising time for 20% to 80%	T <sub>r</sub>	25	NA	NA	ps
Output falling time for 20% to 80%	T <sub>f</sub>	25	NA	NA	ps
Transmitter short circuit limit	I <sub>TX_SHORT</sub>	NA	NA	20	mA
Output differential skew	T <sub>SKEW_DIFF</sub>	-15	NA	15	ps
Receiver					
Input Voltage Swing	V <sub>RXDPP_C</sub>	250	NA	1200	mVpp
The input differential impedance	R <sub>RXD_C</sub>	80	100	120	Ohm
Single Ended input Resistance Matching	R <sub>RXD_C_MS</sub>	NA	NA	5	%

## 3.7 Electrical Characteristics for MIPI CDPHY interface

Table 3-9 Electrical Characteristics for MIPI CDPHY interface

Parameters	Symbol	Description Test condition		Min	Тур	Max	Unit
	$V_{\mathrm{IH}}$	Logic1 input voltage	All conditions	880	NA	NA	mV
I V TI		Logic0 input voltage, not in ULPS state All conditions		NA	NA	550	mV
T <sub>skewcal</sub> (initial)	Duration for which the		NA	NA	100	us	
		transmitter drives the skew- calibration pattern in the initial skew calibration mode	>1.5Gbps	2^15	NA	NA	UI
Calibration T <sub>skewcal</sub> (periodic)	Duration for which the		NA	NA	10	us	
		transmitter drives the skew- calibration pattern in the periodic skew calibration mode	>1.5Gbps (optional)	2^13	NA	NA	UI

## 3.8 Electrical Characteristics for MIPI CSI DPHY interface

Table 3-10 Electrical Characteristics for MIPI CSI DPHY interface

Parameters	Symbol	Min	Тур	Max	Units
Common-mode interference beyond 450	ΔVCMRX(HF)	NA	NA	100	mV
MHz		NA	NA	50	mV
Common-mode interference 50MHz-	ΔVCMRX(LF)	-50	NA	50	mV
450MHz	ΔVCMRX(LF)	-25	NA	25	mV
Common-mode termination	CCM	NA	NA	60	pF
Input pulse rejection	eSPIKE	NA	NA	300	V.ps
Minimum pulse width response	TMIN-RX	20	NA	NA	ns
Peak interference amplitude	VINT	NA	NA	200	mV
Interference frequency	fINT	450	NA	NA	MHz

## 3.9 Electrical Characteristics for SARADC

Table 3-10 Electrical Characteristics for SARADC

Parameters	Symbol	Test condition	Min	Тур	Max	Unit
Resolution			NA	12	NA	Bit
Anglog Input Range	AIN		AVSS18	NA	AVDD18	V
Differential Non-Linearity	DNL	PD = Low	NA	±1.0	±3.0	LSB
Integral Non-Linearity	INL	F <sub>s</sub> = 1MS/s	NA	±2.0	±6.0	LSB
Top Offset Voltage Error	Еот	$F_{CLK} = 20MHz$ $F_{SOC} = 1MHz$	NA	±10	±20	LSB
Bottom Offset Voltage Error	Еов	F <sub>AIN</sub> = 10kHz ramp wave	NA	±10	±20	LSB

## 3.10 Electrical Characteristics for TSADC

Table 3-11 Electrical Characteristics for TSADC

Parameters	Symbol	Test condition	Min	Тур	Max	Unit
Accuracy from -40°C to 125°C	Тјасс	Temp: -40 ~ 125℃ Supply: 1.62V ~ 1.98V	NA	±3	±5	℃
Sensing Temperature Range	TRANGE		-40	25	125	°C
Resolution	T <sub>LSB</sub>		NA	1	NA	℃

## **Chapter 4 Thermal Management**

#### 4.1 Overview

For reliability and operability concerns, the absolute maximum junction temperature has to be below  $125^{\circ}$ C.

## 4.2 Package Thermal Characteristics

Table 4-1 provides the thermal resistance characteristics for the package used on the SoC. The resulting simulation data for reference only, please prevail in kind test.

Table 4-1 Thermal Resistance Characteristics

Parameter	Symbol	Typical	Unit
Junction-to-ambient thermal resistance	$ heta_{JA}$	8.2	(°C/W)
Junction-to-board thermal resistance	$ heta_{JB}$	3.7	(°C/W)
Junction-to-case thermal resistance	$\theta_{JC}$	0.01	(°C/W)

Note: The testing PCB is 10Layer, 200\*130mm, Ambient temperature is 25 ℃.