Rockchip RK3588S2 Datasheet

Revision History

Date	Revision	Description
2023-11-01	1.0	Initial Release

Table of Content

Table of Content	2
Figure Index	
Table Index	
Warranty Disclaimer	5
Chapter 1 Introduction	6
1.1. Overview	6
1.1 Overview	
1.3 Block Diagram	
Chapter 2 Package Information	
·	
2.1 Order Information	17
2.2 Top Marking	17
2.3 Package Dimension	
2.4 MSL Information	
2.5 Lead Finish/Ball Material Information	
2.6 Pin Number List	
Chapter 3 Electrical Specification	29
3.1 Absolute Ratings	. 29
3.2 Recommended Operating Conditions	30
3.3 DC Characteristics	31
3.4 Electrical Characteristics for General IO	
3.5 Electrical Characteristics for PLL	
3.6 Electrical Characteristics for PCIe2/SATA Interface	
3.7 Electrical Characteristics for MIPI CDPHY interface	
3.8 Electrical Characteristics for MIPI CSI DPHY interface	
3.9 Electrical Characteristics for SARADC	
3.10 Electrical Characteristics for TSADC	
Chapter 4 Thermal Management	35
4.1 Overview	35
4.2 Package Thermal Characteristics	35

Figure Index

Fig.1-1 Block Diagram	16
Fig.2-1 Package definition	
Fig.2-2 Package Top View	
Fig. 2-3 Package Bottom View	

Table Index

Table 2-1 Pin Number Order Information	20
Table 3-1 Absolute ratings	29
Table 3-2 Recommended operating conditions	30
Table 3-3 DC Characteristics	31
Table 3-4 Electrical Characteristics for Digital General IO	32
Table 3-5 Electrical Characteristics for INT PLL	32
Table 3-6 Electrical Characteristics for FRAC PLL	32
Table 3-7 Electrical Characteristics for DDR PLL	33
Table 3-8 Electrical Characteristics for PCIe2/SATA Interface	33
Table 3-9 Electrical Characteristics for MIPI CDPHY interface	33
Table 3-10 Electrical Characteristics for SARADC	34
Table 3-11 Electrical Characteristics for TSADC	34
Table 4-1 Thermal Resistance Characteristics	

Warranty Disclaimer

Copyright © 2023 Rockchip Electronics Co., Ltd. All rights reserved.

No part of this document may be reproduced, transmitted or used in any form or by any means without the written prior consent of Rockchip Electronics Co., Ltd.

Trademark

Rockchip is a registered trademark of Rockchip Electronics Co., Ltd. in the People's Republic of China and other countries/areas. Other brands, product names mentioned in this document are the property of their respective owners.

Disclaimer

Rockchip Electronics Co., Ltd. ("Rockchip") may make changes to any information in this document at any time without any prior notice.

Information in this document is provided just as a reference or typical applications. All or part of product features described in this document may not be within the purchase scope or the usage scope, and may be subject to the third party licensing requirements. All statements, information in this document is provided "AS IS" without warranties of any kind, either express or implied. Actual performance of Rockchip products may vary in different applications. Third party licenses maybe required to use some features supported by Rockchip products. Customers shall be solely and exclusively responsible to obtain all appropriately required third party licenses prior to its such use. Should customers use the features supported by Rockchip products without any required third party license, customers shall indemnify and hold Rockchip and its subsidiaries, affiliates as well as distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of any claim associated with such unauthorized use.

Rockchip products are not intended for use in military, airplane, medical devices, lifesaving or life sustaining applications ("Unintended Uses"). Customers shall take any and all actions to ensure using Rockchip products in a lawful manner and shall be liable for Unintended Uses.

Chapter 1 Introduction

1.1 Overview

RK3588S2 is a low power, high performance processor for ARM-based PC and Edge Computing device, personal mobile internet device and other digital multimedia applications, and integrates quad-core Cortex-A76 and quad-core Cortex-A55 with separately NEON coprocessor.

Many embedded powerful hardware engines provide optimized performance for high-end application. RK3588S2 supports H.265 and VP9 decoder by 8K@60fps, H.264 decoder by 8K@30fps, and AV1 decoder by 4K@60fps, also support H.264 and H.265 encoder by 8K@30fps, high-quality JPEG encoder/decoder, specialized image preprocessor and postprocessor.

Embedded 3D GPU makes RK3588S2 completely compatible with OpenGLES 1.1, 2.0, and 3.2, OpenCL up to 2.2 and Vulkan1.2. Special 2D hardware engine with MMU will maximize display performance and provide very smoothly operation.

RK3588S2 introduces a new generation totally hardware-based maximum 48-Megapixel ISP (image signal processor). It implements a lot of algorithm accelerators, such as HDR, 3A, LSC, 3DNR, 2DNR, sharpening, dehaze, fisheye correction, gamma correction and so on.

The build-in NPU supports INT4/INT8/INT16/FP16 hybrid operation and computing power is up to 6TOPs. In addition, with its strong compatibility, network models based on a series of frameworks such as TensorFlow/MXNet/PyTorch/Caffe can be easily converted.

RK3588S2 has high-performance quad channel external memory interface (LPDDR4/LPDDR4X/LPDDR5) capable of sustaining demanding memory bandwidths, also provides a complete set of peripheral interface to support very flexible applications.

1.2 Features

1.2.1 Microprocessor

- Quad-core ARM Cortex-A76 MPCore processor and quad-core ARM Cortex-A55 MPCore processor, both are high-performance, low-power and cached application processor
- DSU (DynamIQ Shared Unit) comprises the L3 memory system, control logic, and external interfaces to support a DynamIQ cluster
- Full implementation of the ARM architecture v8-A instruction set, ARM Neon Advanced SIMD (single instruction, multiple data) support for accelerating media and signal processing
- ARMv8 Cryptography Extensions
- Trustzone technology support
- Integrated 64KB L1 instruction cache, 64KB L1 data cache and 512KB L2 cache for each Cortex-A76
- Integrated 32KB L1 instruction cache, 32KB L1 data cache and 128KB L2 cache for each Cortex-A55
- Quad-core Cortex-A76 and Quad-core Cortex-A55 share 3MB L3 cache
- Eight separate power domains for CPU core system to support internal power switch and externally turn on/off based on different application scenario
 - PD_CPU_0: 1st Cortex-A55 + Neon + FPU + L1/L2 I/D Cache
 - PD_CPU_1: 2nd Cortex-A55 + Neon + FPU + L1/L2 I/D Cache
 - PD_CPU_2: 3rd Cortex-A55 + Neon + FPU + L1/L2 I/D Cache
 - PD CPU 3: 4th Cortex-A55 + Neon + FPU + L1/L2 I/D Cache
 - PD CPU 4: 1st Cortex-A76 + Neon + FPU + L1/L2 I/D Cache
 - PD_CPU_5: 2nd Cortex-A76 + Neon + FPU + L1/L2 I/D Cache
 - PD_CPU_6: 3rd Cortex-A76 + Neon + FPU + L1/L2 I/D Cache

RK3588S2 Datasheet Rev 1.0

- PD_CPU_7: 4th Cortex-A76 + Neon + FPU + L1/L2 I/D Cache
- Three isolated voltage domains to support DVFS, one for A76_0 and A76_1, one for A76_2 and A76_3, the other for DSU and Cortex-A55.

1.2.2 Memory Organization

- Internal on-chip memory
 - BootRom
 - ◆ Support system boot from the following device:
 - SPI interface
 - eMMC interface
 - SD/MMC interface
 - ◆ Support system code download by the following interface:
 - > USB OTG interface
 - Share Memory in the voltage domain of VD LOGIC
 - PMU SRAM in VD_PMU for low power application
- External off-chip memory
 - Dynamic Memory Interface
 - ◆ Compatible with JEDEC standards LPDDR4/LPDDR4X/LPDDR5
 - ◆ Support four channels, each channel 16bits data widths
 - ◆ Support up to 2 ranks (chip selects) for each channel
 - ◆ Totally up to 32GB address space
 - ◆ Low power modes, such as power-down and self-refresh for SDRAM
 - eMMC Interface
 - ◆ Fully compliant with JEDEC eMMC 5.1 and eMMC 5.0 specification
 - ♦ Backward compliant with eMMC 4.51 and earlier versions specification.
 - ◆ Support HS400, HS200, DDR50 and legacy operating modes
 - ◆ Support three data bus width: 1bit, 4bits or 8bits
 - SD/MMC Interface
 - ◆ Compatible with SD3.0, MMC ver4.51
 - ◆ Data bus width is 4bits
 - Flexible Serial Flash Interface(FSPI)
 - Support transfer data from/to serial flash device
 - ◆ Support 1bit, 2bits or 4bits data bus width
 - ◆ Support 2 chips select

1.2.3 System Component

- MCU
 - Three Cortex-M0 MCUs inside RK3588S2
 - MCU in VD PMU integrate 16KB Cache and 16KB TCM
 - MCU in VD NPU integrate 16KB Cache and 64KB TCM
 - MCU in PD CENTER integrate 32KB TCM
 - Integrated Programmable Interrupt Controller, all IRQ lines connected to GIC for CPU also connect to MCU in VD_PMU(PMU_M0) and PD_CENTER(DDR_M0)
 - Integrated Debug Controller with JTAG interface
- CRU (clock & reset unit)
 - Support total 18 PLLs to generate all clocks
 - One oscillator with 24MHz clock input
 - Support clock gating control for individual components
 - Support global soft-reset control for whole chip, also individual soft-reset for each component
- PMU(power management unit)
 - Multiple configurable work modes to save power by different frequency or automatic clock gating control or power domain on/off control
 - Lots of wakeup sources in different mode
 - Support 10 separate voltage domains
 - Support 45 separate power domains, which can be power up/down by software based on different application scenes
- Timer
 - Support 12 secure timers with 64bits counter and interrupt-based operation

- Support 18 non-secure timers with 64bits counter and interrupt-based operation
- Support two operation modes: free-running and user-defined count for each timer
- Support timer work state checkable

PWM

- Support 16 on-chip PWMs(PWM0~PWM15) with interrupt-based operation
- Programmable pre-scaled operation to bus clock and then further scaled
- Embedded 32-bit timer/counter facility
- Support capture mode
- Support continuous mode or one-shot mode
- Provides reference mode and output various duty-cycle waveform
- Optimized for IR application for PWM3, PWM7, PWM11, PWM15

Watchdog

- 32-bit watchdog counter
- Counter counts down from a preset value to 0 to indicate the occurrence of a timeout
- WDT can perform two types of operations when timeout occurs:
 - ◆ Generate a system reset
 - ◆ First generate an interrupt and if this is not cleared by the service routine by the time a second timeout occurs then generate a system reset
- Totally five Watchdog for CPU and MCU

Interrupt Controller

- Support 12 PPI interrupt source and 480 SPI interrupt sources input from different components inside RK3588S2
- Support 16 software-triggered interrupts
- Input interrupt level is fixed, high-level sensitive for SPI and low-level sensitive for PPI
- Support different interrupt priority for each interrupt source, and they are always software-programmable

DMAC

- Micro-code programming based DMA
- Linked list DMA function is supported to complete scatter-gather transfer
- Support data transfer types including memory-to-memory, memory-to-peripherals, peripherals-to-memory
- Totally three embedded DMA controllers for peripheral system
- Each DMAC features:
 - ♦ Support 8 channels
 - ♦ 32 hardware request from peripherals
 - 2 interrupt output
 - Support TrustZone technology and programmable secure state for each DMA channel

Secure System

- Embedded two cipher engine
 - ◆ Support Link List Item (LLI) DMA transfer
 - ◆ Support SHA-1, SHA-256/224, SHA-512/384, MD5, SM3 with hardware padding
 - ♦ Support HMAC of SHA-1, SHA-256, SHA-512, MD5, SM3 with hardware padding
 - ◆ Support AES-128, AES-192, AES-256 encrypt & decrypt cipher
 - Support AES ECB/CBC/OFB/CFB/CTR/CTS/XTS/CCM/GCM/CBC-MAC/CMAC mode
 - Support SM4 ECB/CBC/OFB/CFB/CTR/CTS/XTS/CCM/GCM/CBC-MAC/CMAC mode
 - ◆ Support DES & TDES cipher, with ECB/CBC/OFB/CFB mode
 - ◆ Support up to 4096 bits PKA mathematical operations for RSA/ECC/SM2
 - ◆ Support generating random numbers
- Support keyladder to guarantee key secure
- Support data scrambling for all DDR types
- Support secure OTP
- Support secure debug

- Support secure DFT test
- Support secure OS
- Except CPU, the other masters in the SoC can also support security and nonsecurity mode by software-programmable
- Some slave components in SoC can only be addressed by security master and the other slave components can be addressed by security master or non-security master by software-programmable
- System SRAM(share memory), part of space is addressed only in security mode
- External DDR space can be divided into 16 parts, each part can be softwareprogrammable to be enabled by each master

Mailbox

- Three Mailbox in SoC to service CPU and MCU communication
- Support four mailbox elements per mailbox, each element includes one data word, one command word register and one flag bit that can represent one interrupt
- Provide 32 lock registers for software to use to indicate whether mailbox is occupied
- Decompression
 - Support for decompressing GZIP files
 - Support for decompressing LZ4 files, including the General Structure of LZ4 Frame format and the Legacy Frame format.
 - Support for decompressing data in DEFLATE format
 - Support for decompressing data in ZLIB format
 - Support Hash32 check in LZ4 decompression process
 - Support the limit size function of the decompressed data to prevent the memory from being maliciously destroyed during the decompression process

1.2.4 Video CODEC

- Video Decoder
 - Real-time video decoder of MPEG-1, MPEG-2, MPEG-4, H.263, H.264, H.265, VC-1, VP9, VP8, MVC, AV1

: 1080p@60fps (1920x1088)

- MMU Embedded
- Multi-channel decoder in parallel for less resolution

■ H.264 AVC/MVC Main10 L6.0 : 8K@30fps (7680x4320)®
 ■ VP9 Profile0/2 L6.1 : 8K@60fps (7680x4320)
 ■ H.265 HEVC/MVC Main10 L6.1 : 8K@60fps (7680x4320)
 ■ AVS2 Profile0/2 L10.2.6 : 8K@60fps (7680x4320)
 ■ AV1 Main Profile 8/10bit L5.3 : 4K@60fps (3840x2160)
 ■ MPEG-2 up to MP : 1080p@60fps (1920x1088)
 ■ MPEG-1 up to MP : 1080p@60fps (1920x1088)
 ■ VC-1 up to AP level 3 : 1080p@60fps (1920x1088)

- Video Encoder
 - Real-time H.265/H.264 video encoding
 - Support up to 8K@30fps

VP8 version2

Multi-channel encoder in parallel for less resolution

1.2.5 JPEG CODEC

- JPEG Encoder
 - Baseline (DCT sequential)
 - Encoder size is from 96x96 to 8192x8192(67Mpixels)
 - Up to 90 million pixels per second
 - Embedded four encoder units
- JPEG Decoder
 - Decoder size is from 48x48 to 65536x65536
 - Support YUV400/YUV411/YUV420/YUV422/YUV440/YUV444
 - Support up to 1080P@280fps, and 560 million pixels per second
 - Support MJPEG
 - Embedded four encoder units

1.2.6 Neural Process Unit

- Neural network acceleration engine with processing performance up to 6 TOPS
- Include triple NPU core, and support triple core co-work, dual core co-work, and work independently
- Support integer 4, integer 8, integer 16, float 16, Bfloat 16 and tf32 operation
- Embedded 384KBx3 internal buffer
- Multi-task, multi-scenario in parallel
- Support deep learning frameworks: TensorFlow, Caffe, Tflite, Pytorch, Onnx NN, Android NN, etc.
- One isolated voltage domain to support DVFS

1.2.7 Graphics Engine

- 3D Graphics Engine
 - ARM Mali-G610 MP4
 - High performance OpenGLES 1.1, 2.0 and 3.2, OpenCL 2.2, Vulkan1.2 etc.
 - Embedded 4 shader cores with shared hierarchical tiler
 - Provide MMU and L2 Cache with 4x 256KB size
 - The latest Valhall architecture
 - ARM Frame Buffer Compression(AFBC) 1.3
 - Support Serial Wire debug for embedded MCU
 - One isolated voltage domain to support DVFS
- 2D Graphics Engine
 - Source format: ARGB/RGB888/RGB565/YUV420/YUV422/BPP
 - Destination formats: ARGB/RGB888/RGB565/YUV420/YUV422
 - Max resolution: 8192x8192 source, 4096x4096 destination
 - Block transfer and Transparency mode
 - Color fill with gradient fill, and pattern fill
 - Alpha blending modes including global alpha, per pixel alpha (color/alpha channel separately) and fading
 - Arbitrary non-integer scaling ratio, from 1/8 to 8
 - 0, 90, 180, 270 degree rotation, x-mirror, y-mirror & rotation operation
 - ROP2, ROP3, ROP4
 - Support 4k/64k page size MMU
- Image Enhancement Processor
 - Image format
 - ◆ Input data: YUV420/YUV422, semi-planar/planar, UV swap
 - ◆ Output data: YUV420/YUV422, semi-planar, UV swap, Tile mode
 - ◆ YUV down sampling conversion from 422 to 420
 - ◆ Max resolution for dynamic image up to 1920x1080
 - De-interlace

1.2.8 Video Input Interface

- MIPI Interface
 - One MIPI DC(DPHY/CPHY) combo PHY
 - Support to use DPHY or CPHY
 - ◆ Each MIPI DPHY V1.2, 4lanes, 2.5Gbps per lane
 - ◆ Each MIPI CPHY V1.1, 3lanes, 2.5Gsps per lane
 - Four MIPI CSI DPHY
 - ◆ Each MIPI DPHY V1.2, 2lanes, 2.5Gbps per lane
 - ◆ Support to combine 2 DPHY together to one 4lanes
 - Support camera input combination:
 - ◆ 1 MIPI DCPHY + 4 MIPI CSI DPHY(2 lanes), totally support 5 cameras input
 - ◆ 1 MIPI DCPHY + 2 MIPI CSI DPHY(4 lanes), totally support 3 cameras input
- DVP interface
 - One 8/10/12/16-bit standard DVP interface, up to 150MHz input data
 - Support BT.601/BT.656 and BT.1120 VI interface
 - Support the polarity of pixel_clk, hsync, vsync configurable

1.2.9 Image Signal Processor

Video Capture(VICAP)

- Support BT601, BT656, BT1120
- Support receiving six interfaces of MIPI CSI/DSI, up to four IDs for each interface
- Support five CSI data formats: RAW8/10/12/14, YUV422
- Support three modes of HDR: virtual channel mode, identification code mode, line counter mode
- Support RAW data through to ISP0/1
- Maximum input
 - 48M: 8064x6048@15 dual ISP
 - 32M: 6528x4898@30 dual ISP
 - 16M: 4672x3504@30 single ISP
- 3A: include AE/Histogram, AF, AWB statistics output
- FPN: Fixed Pattern Noise removal
- BLC: Black Level Correction
- DPCC: Static/Dynamic defect pixel cluster correction
- PDAF: Phase Detection Auto Focus
- LSC: Lens shading correction
- Bayer-2DNR: Spatial Bayer-raw De-noising
- Bayer-3DNR: Temporal Bayer-raw De-noising
- CAC: Chromatic Aberration Correction
- HDR: 3-Frame Merge into High-Dynamic Range
- DRC: HDR Dynamic Range Compression, Tone mapping
- GIC: Green Imbalance Correction
- Debayer: Advanced Adaptive Demosaic with Chromatic Aberration Correction
- CCM/CSM: Color correction matrix; RGB2YUV etc
- Gamma: Gamma out correction
- Dehaze/Enhance: Automatic Dehaze and Effect enhancement
- 3DLUT: 3D-Lut Color Palette for Customer
- LDCH: Lens-distortion only in the horizontal direction
- YUV-2DNR: Spatial YUV De-noising
- Sharp: Image Sharpening and boundary filtering
- CMSK: privacy mask
- GAIN: image local gain
- Support multi-sensor reuse ISP
- FishEye Correction(FEC)
 - Input mode and data format
 - ◆ Support RASTER: YUV422SP, YUV422I, YUV420SP
 - Output mode and data format
 - ◆ RASTER: YUV422SP, YUV422I, YUV420SP
 - ◆ FBCE: YUV422SP, YUV420SP
 - Support 16x8, 32x16 two density
 - Support up to 4 times reduction factor
 - Resolution 128x128~4095x4095
 - Y Interpolation: Bicubic; C Interpolation: Biliner

1.2.10 Display interface

- HDMI/eDP TX interface
 - Support one HDMI/eDP TX combo interface, but HDMI and eDP can not work at the same time for each interface
 - Support x1, x2 and x4 configuration for each interface
 - Support all the data rates for HDMI FRL: 3, 6, 8, 10 and 12Gbps
 - Support 1.62Gbps, 2.7Gbps and 5.4Gbps for eDP
 - Support up to 7680x4320@60Hz for HDMI TX, and 4K@60Hz for eDP
 - Support RGB/YUV(up to 10bit) format for HDMI TX
 - Support RGB, YCbCr 4:4:4, YCbCr 4:2:2 and 8/10 bit per component video format for eDP
 - Support DSC 1.2a for HDMI TX
 - Support HDCP2.3 for HDMI TX, and HDCP1.3 for eDP
- DP TX interface

- Support one DP TX 1.4a interface which combo with USB3.1 Gen1
- Support 1/2/4lanes for each interface
- Support 1.62Gbps, 2.7Gbps, 5.4Gbps and 8.1Gbps Serializer
- Support up to 7680x4320@30Hz
- Support RGB/YUV(up to 10bit) format
- Support Single Stream Transport(SST)
- Support DP Alt mode on USB Type-C
- Support HDCP2.3, HDCP 1.3
- MIPI DSI interface
 - Support 2 MIPI DPHY 2.0 or CPHY 1.1 interface
 - Support 4 data lanes and 4.5Gbps maximum data rate per lane for DPHY
 - Support 3 data trios and 2.0Gsps maximum data rate per trio for CPHY
 - Support max resolution 4K@60Hz
 - Support dual MIPI display: left-right mode
 - Support RGB(up to 10bit) format
 - Support DSC 1.1/1.2a
- BT.1120 video output interface
 - Support up to 1920x1080@60Hz
 - Support RGB(up to 8bit) format
 - Up to 150MHz data rate

1.2.11 Video Output Processor

- Video ports
 - Video Port0, max output resolution: 7680x4320@60Hz
 - Video Port1, max output resolution: 4096x4320@60Hz
 - Video Port2, max output resolution: 4096x4320@60Hz
 - Video Port3, max output resolution: 2048x1080@60Hz
- Cluster 0/1/2/3
 - Max input and output resolution 4096x4320
 - Support AFBCD
 - Support RGB/YUV/YUYV format
 - Support scale up/down ratio 4~1/4
 - Support rotation
- ESMART 0/1/2/3
 - Max input and output resolution 4096x4320
 - Support RGB/YUV/YUYV format
 - Support scale up/down ratio 8~1/8
 - Support 4 region
- Overlay
 - Support up to 8 layers overlay: 4 cluster/4 esmart
 - Support RGB/YUV domain overlay
- Post process
 - HDR
 - HDR10/HDR HLG
 - ◆ HDR2SDR/SDR2HDR
 - 3D-LUT/P2I/CSC/BCSH/DITHER/CABC/GAMMA/COLORBAR
- Write back
 - Format: ARGB8888/RGB888/RGB565/YUV420
 - Max resolution: 1920x1080

1.2.12 Audio Interface

- I2S0/I2S1 with 8 channels
 - Up to 8 channels TX and 8 channels RX path
 - Audio resolution from 16bits to 32bits
 - Sample rate up to 192KHz
 - Provides master and slave work mode, software configurable
 - Support 3 I2S formats (normal, left-justified, right-justified)
 - Support 4 PCM formats (early, late1, late2, late3)

RK3588S2 Datasheet Rev 1.0

■ Support TDM normal, 1/2 cycle left shift, 1 cycle left shift, 2 cycle left shift, right shift mode serial audio data transfer

- I2S, PCM and TDM mode cannot be used at the same time
- I2S2/I2S3 with 2 channels
 - Up to 2 channels for TX and 2 channels RX path
 - Audio resolution from 16bits to 32bits
 - Sample rate up to 192KHz
 - Provides master and slave work mode, software configurable
 - Support 3 I2S formats (normal, left-justified, right-justified)
 - Support 4 PCM formats (early, late1, late2, late3)
 - I2S and PCM cannot be used at the same time
- SPDIF0/SPDIF1
 - Support two 16-bit audio data store together in one 32-bit wide location
 - Support biphase format stereo audio data output
 - Support 16 to 31 bit audio data left or right justified in 32-bit wide sample data buffer
 - Support 16, 20, 24 bits audio data transfer in linear PCM mode
 - Support non-linear PCM transfer
- PDM0/PDM1
 - Up to 8 channels
 - Audio resolution from 16bits to 24bits
 - Sample rate up to 192KHz
 - Support PDM master receive mode
- Digital Audio Codec
 - Support 2 channels digital DAC
 - Support I2S/PCM interface, master and slave mode
 - Support 16 bit sample resolution
 - Support three modes of mixing for every digital DAC channel
 - Support volume control
- VAD(Voice Activity Detection)
 - Support read voice data from I2S/PDM
 - Support voice amplitude detection
 - Support Multi-Mic array data storing
 - Support a level combined interrupt

1.2.13 Connectivity

- SDIO interface
 - Compatible with SDIO3.0 protocol
 - 4-bit data bus widths
- GMAC 10/100/1000M Ethernet controller
 - Support one Ethernet controllers
 - Support 10/100/1000-Mbps data transfer rates with the RGMII interfaces
 - Support 10/100-Mbps data transfer rates with the RMII interfaces
 - Support both full-duplex and half-duplex operation
- USB3.1 Gen1
 - Support USB3.1 Gen1,equal to USB3.2 Gen1 and USB3.0,up to 5Gbps datarate
 - Embedded 1 USB3.1 OTG interfaces which combo with DP TX (USB3OTG_0)
 - Embedded 1 USB3.1 Host interface which combo with Combo PIPE PHY2 (USB3OTG 2)
 - Compatible Specification
 - ◆ Universal Serial Bus 3.0 Specification, Revision 1.0
 - ◆ Universal Serial Bus Specification, Revision 2.0 (exclude USB3OTG 2)
 - ◆ eXtensible Host Controller Interface for Universal Serial Bus (xHCI), Revision 1.1
 - Support Control/Bulk (including stream)/Interrupt/Isochronous Transfer
 - Simultaneous IN and OUT transfer for USB3.1 Gen1
 - Descriptor caching and data pre-fetching used to improve system performance in

- high-latency systems
- LPM protocol in USB 2.0 (exclude USB3OTG_2) and U0, U1, U2, and U3 states for USB3.1 Gen1
- USB3.1 Gen1 Device Features
 - ◆ Up to 10 IN endpoints, including control endpoint 0
 - ◆ Up to 6 OUT endpoints, including control endpoint 0
 - ◆ Up to 16 endpoint transfer resources, each one for each endpoint
 - ◆ Flexible endpoint configuration for multiple applications/USB set-configuration modes
 - Hardware handles ERDY and burst
 - Stream-based bulk endpoints with controller automatically initiating data movement
 - ◆ Isochronous endpoints with isochronous data in data buffers
 - Flexible Descriptor with rich set of features to support buffer interrupt moderation, multiple transfers, isochronous, control, and scattered buffering support
- USB3.1 Gen1 xHCI Host Features
 - ◆ Support up to 64 devices
 - Support 1 interrupter
 - ◆ Support 1 USB2.0 port (exclude USB3OTG_2) and 1 Super-Speed port
 - Support standard or open-source xHCI and class driver
- USB3.1 Gen1 Dual-Role Device (DRD) Features
 - ◆ Static Device Operation
 - ◆ Static Host Operation
 - ◆ USB3.1/USB2.0 OTG A device and B device basing on ID, USB3OTG_2 only support USB3.1 Gen1
 - ♦ Not Support USB3.1/USB2.0 OTG session request protocol (SRP), host negotiation protocol (HNP) and Role Swap Protocol (RSP)
- Miscellaneous Features
 - ◆ USB2.0 PHY support Battery Charge detection
 - ◆ USB3OTG 0 support USB Type-C and DP Alt Mode
 - ◆ USB3OTG_2 PHY combos with PCIE and SATA
- USB 2.0 Host
 - Compatible with USB 2.0 specification
 - Support two USB 2.0 Host
 - Supports high-speed(480Mbps), full-speed(12Mbps) and low-speed(1.5Mbps) mode
 - Support Enhanced Host Controller Interface Specification (EHCI), Revision 1.0
 - Support Open Host Controller Interface Specification (OHCI), Revision 1.0a
- Combo PIPE PHY Interface
 - Support two Combo PIPE PHYs with PCIe2.1/SATA3.0/USB3.1 controller
 - Combo PIPE PHYO support one of the following interfaces
 - ◆ SATA
 - ♦ PCIe2.1
 - Combo PIPE PHY2 support one of the following interfaces
 - ◆ SATA
 - ◆ PCIe2.1
 - ♦ USB3.1 Gen1
 - PCIe2.1 Interface
 - ◆ Compatible with PCI Express Base Specification Revision 2.1
 - ◆ Support 1 lane for each PCIe2.1 interface
 - ◆ Support Root Complex(RC) only
 - ♦ Support 5Gbps data rate
 - SATA Interface
 - ◆ Compatible with Serial ATA 3.1 and AHCI revision 1.3.1
 - Support eSATA
 - ◆ Support 1 port for each SATA interface
 - ◆ Support 6Gbps data rate

- SPI interface
 - Support 5 SPI Controllers(SPI0-SPI4)
 - Support two chip-select output
 - Support serial-master and serial-slave mode, software-configurable
- I2C Master controller
 - Support 9 I2C Master(I2C0-I2C8)
 - Support 7bits and 10bits address mode
 - Software programmable clock frequency
 - Data on the I2C-bus can be transferred at rates of up to 100k bits/s in the Standard-mode, up to 400k bits/s in the Fast-mode
- UART interface
 - Support 10 UART interfaces(UART0-UART9)
 - Embedded two 64-byte FIFO for TX and RX operation respectively
 - Support 5bit, 6bit, 7bit, 8bit serial data transmit or receive
 - Standard asynchronous communication bits such as start, stop and parity
 - Support different input clock for UART operation to get up to 4Mbps baud rate
 - Support auto flow control mode for all UART

1.2.14 Others

- Multiple group of GPIO
 - All of GPIOs can be used to generate interrupt
 - Support level trigger and edge trigger interrupt
 - Support configurable polarity of level trigger interrupt
 - Support configurable rising edge, falling edge and both edge trigger interrupt
 - Support configurable pull direction(a weak pull-up and a weak pull-down)
 - Support configurable drive strength
- Temperature Sensor (TS-ADC)
 - Support User-Defined Mode and Automatic Mode
 - In User-Defined Mode, start_of_conversion can be controlled completely by software, and also can be generated by hardware.
 - In Automatic Mode, the temperature of alarm(high/low temperature) interrupt can be configurable
 - In Automatic Mode, the temperature of system reset can be configurable
 - Support to 7 channel TS-ADC, the temperature criteria of each channel can be configurable
 - -40~125°C temperature range and 1°C temperature resolution
- Successive approximation ADC (SARADC)
 - 12-bit resolution
 - Up to 1MS/s sampling rate
 - 6 single-ended input channels
- OTP
 - Support 32Kbit space and higher 4k address space is non-secure part.
 - Support read and program word mask in secure model
 - Support maximum 32 bit OTP program operation
 - Support maximum 16 word OTP read operation
 - Program and Read state can be read
 - Program fail address record
- Package Type
 - FCCSP1253L (body: 17mm x 17mm; ball size: 0.26mm; ball pitch: 0.4mm)

1.3 Block Diagram

The following figure shows the basic block diagram.




Fig.1-1 Block Diagram

Chapter 2 Package Information

2.1 Order Information

Orderable Device	RoHS status	Package	Package Q'ty	Device Feature
RK3588S2	RoHS	FCCSP1253L	900pcs by tray	Application processor

2.2 Top Marking




Fig.2-1 Package definition

2.3 Package Dimension




Fig.2-2 Package Top View




Fig.2-3 Package Bottom View




Fig.2-4 Package Side View

	Dim	ensior	n in	Dimension in				
Symbol		mm			inch	inch		
	MIN	NOM	MAX	MIN	NOM	MAX		
Α	1.163	1.240	1.317	0.046	0.049	0.052		
A1	0.120 0.170 0.2			0.005	0.007	0.009		
A2	1.012	1.070	1.128	0.040	0.042	0.044		
A3	0.570	0.600	0.630	0.022	0.024	0.025		
С	0.420	0.470	0.520	0.017	0.019	0.020		
D	16.900	17.000	17.100	0.665	0.669	0.673		
E	16.900	17.000	17.100	0.665	0.669	0.673		
D1		16.400			0.646			
E1	16.400				0.646			
е		0.400		0.016				
b	0.210	0.260	0.310	0.008	0.010	0.012		
aaa		0.100		0.004				
ccc			0.006					
ddd		0.130		0.005				
eee		0.150		0.006				
fff		0.050		0.002				
MD/ME			42/	42				

Fig.2-5 Package Dimension

2.4 MSL Information

Moisture sensitivity level: MSL3

2.5 Lead Finish/Ball Material Information

Lead finish/Ball material: SnAgCu

2.6 Pin Number List

Table 2-1 Pin Number Order Information

VSS. 1 A.I. AVSS. 98 APY USS. 2 A2 DDR. CHD. DQSDN. B B.I. DDR. CHI. DQSIN C A3 DDR. CHD. DQSDP. B B.B. DDR. CHI. DQSIN C A4 VSS. 5 B.S. DDR. CHI. WCKIN C A6 DDR. CHI. WCKIN C B6 DDR. CHI. DQSDP C A6 DDR. CHI. DQSDP. C B6 DDR. CHI. DQSOP C A7 DDR. CHI. DQSOP. C B9 DDR. CHI. DQSOP C A9 VSS. 6 B7 DDR. CHI. DQSOP C A12 VSS. 7 B10 DDR. CHI. DQSOP C A12 VSS. 7 B10 DDR. CHI. DQSOP C A13 VSS. 8 B11 DDR. CHI. DQSOP C A13 VSS. 8 B11 DDR. CHI. LP4/4X CKEI/LP5 CSI C A13 VSS. 7 B10 DDR. CHI. LP4/4X CKEI/LP5 CSI C A15 DDR. CHI. DQSOP C B12 DDR. CHI. DQSOP C A16 DDR. CHI. LP4/4X CKEO/LP5 CSO C B13 DDR. CHI. LP4/4X CKEO/LP5 CSO C A18 VSS. 9 B14	Pin Name	Pin	Pin Name	Pin
DDR. CHI. DQSIN C				
DDR. CHI. DQS1N. C		A2		
DDR CHI, ZQ, C				
DDR. CHI. WCKIN. C				
DDR CHI, A3 C				
DDR CHI, DQSDP C				
DDR. CH.I. AA C				
DDR. CHI_ DQ10_C				
DDR CH1 A5 C				
DDR. CH1 DQ14 C		A13		B11
DDR. CH1 LP4/4X CKE0/LP5 CS0 C				
DDR. CH1 LP4/AX CS1 C				
DDR CH1 DQ2 C				
DDR CH1 A1 C				
DDR CH1 LP4/4X CS1 D				
DDR CHI DQ0 D				
DDR CH1 A0 D				
DDR CHI AL D	DDR_CH1_A0_D			
DDR CH1_A2_D	DDR_CH1_A1_D			B21
DDR CH1 LP4/AX CKE1/LP5 CS1 D				
DDR CH1 DQ15 D				
DDR CH1 A6 D				
DDR CH1 LP4/4X CKEO/LP5 CS0 D				
DDR CH1 A3 D A36 DDR CH1 DQ5 D B28 DDR CH1 WCK1P D A37 VSS 16 B29 DDR CH1 A5 D A38 DDR CH1 LP4/4X CS0 D B30 DDR CH1 WCK0N D A39 VSS 17 B31 DDR CH1 ZQ D A40 DDR CH1 DQ12 D B32 DDR CH1 DQS0N D A41 DDR CH1 A4 D B33 VSS 3 A42 VSS 18 B34 DDR CH0 CKB A AA1 VSS 19 B35 DDR CH0 CK A AA2 VSS 20 B36 VSS 296 AA3 DDR CH1 WCK1N D B37 DDR CH0 DQ1 B AA5 VSS 21 B38 VSS 297 AA6 DDR CH1 WCK0P D B39 VSS 299 AA6 DDR CH1 DQSOP D B41 VSS 301 AA9 VSS 23 B42 VSS 302 AA1 HDMI TXO DSP/EDP TXO AUXP BA1 VSS 303 AA10 HDMI TXO DSP/EDP TXO DSP BA2 VSS 303 AA11 HDMI TXO DSP/EDP TXO DIP BA5				
DDR_CH1_WCK1P_D				
DDR_CH1_A5_D A38 DDR_CH1_LP4/4X_CS0_D B30 DDR_CH1_WCK0N_D A39 VSS_17 B31 DDR_CH1_ZQ_D A40 DDR_CH1_DQ12_D B32 DDR_CH1_DQ50N_D A41 DDR_CH1_A4_D B33 VSS_3 A42 VSS_18 B34 DDR_CH0_CKB_A AA1 VSS_19 B35 DDR_CH0_CKB_A AA1 VSS_20 B36 VSS_296 AA3 DDR_CH1_WCK1N_D B37 DDR_CH0_DQ1_B AA5 VSS_21 B38 VSS_297 AA6 DDR_CH1_WCK0P_D B39 VSS_298 AA7 VSS_22 B40 VSS_300 AA8 DDR_CH1_DQ50P_D B41 VSS_301 AA8 DDR_CH1_DQ50P_D B41 VSS_302 AA11 HDMI_TX0_SBDP/EDP_TX0_AUXP BA1 VSS_303 AA11 HDMI_TX0_D3P/EDP_TX0_D3P BA2 VSS_303 AA11 HDMI_TX0_D0P/EDP_TX0_D1P BA3 DDR_CH0_PLL_AVSS AA11 HDMI_TX0_D0P/EDP_TX0_D1P				
DDR CH1 ZQ D A40 DDR CH1 DQ12 D B32 DDR CH1 DQS0N D A41 DDR CH1 A4 D B33 VSS 3 A42 VSS 18 B34 DDR CH0 CKB A AA1 VSS 19 B35 DDR CH0 CK A AA2 VSS 20 B36 VSS 296 AA3 DDR CH1 WCK1N D B37 DDR CH0 DQ1 B AA5 VSS 21 B38 VSS 297 AA6 DDR CH1 WCK0P D B39 VSS 298 AA7 VSS 22 B40 VSS 300 AA8 DDR CH1 DQS0P D B41 VSS 301 AA9 VSS 23 B42 VSS 301 AA9 VSS 23 B42 VSS 302 AA11 HDMI TX0 SBDP/EDP TX0 AUXP BA1 VSS 303 AA12 AVSS 116 BA3 DDR CH0 PLL AVSS AA11 HDMI TX0 D0N/EDP TX0 D0N BA4 VSS 305 AA14 HDMI TX0 D0P/EDP TX0 D1P BA5 VSS 306 AA22 AVSS 117 BA6 VSS 306 <td>DDR_CH1_A5_D</td> <td>A38</td> <td></td> <td>B30</td>	DDR_CH1_A5_D	A38		B30
DDR_CH1_DQSON_D				B31
VSS_3 A42 VSS_18 B34 DDR_CH0_CKB_A AA1 VSS_19 B35 DDR_CH0_CK_A AA2 VSS_20 B36 VSS_296 AA3 DDR_CH1_WCK1N_D B37 DDR_CH0_DQ1_B AA5 VSS_21 B38 VSS_297 AA6 DDR_CH1_WCK0P_D B39 VSS_298 AA7 VSS_22 B40 VSS_300 AA8 DDR_CH1_DQS0P_D B41 VSS_301 AA9 VSS_23 B42 VSS_302 AA11 HDMI_TX0_D3P/EDP_TX0_AUXP BA1 VSS_303 AA11 HDMI_TX0_D3P/EDP_TX0_D3P BA2 VSS_304 AA11 HDMI_TX0_D0P/EDP_TX0_D0N BA4 VSS_305 AA14 HDMI_TX0_D1P/EDP_TX0_D1P BA5 VSS_306 AA22 AVSS_117 BA6 VSS_306 AA23 HDMI_TX0_D2P/EDP_TX0_D2N BA7 VSS_306 AA24 AVSS_118 BA8 VDD_CPU_LIT_MEM_1 AA26 TYPECO_SSRX1N/DPO_TX0N BA1				
DDR_CH0_CKB_A AA1 VSS_19 B35 DDR_CH0_CK_A AA2 VSS_20 B36 VSS_296 AA3 DDR_CH1_WCK1N_D B37 DDR_CH0_DQ1_B AA5 VSS_21 B38 VSS_297 AA6 DDR_CH1_WCK0P_D B39 VSS_298 AA7 VSS_22 B40 VSS_299 AA8 DDR_CH1_DQS0P_D B41 VSS_300 AA9 VSS_23 B42 VSS_301 AA10 HDMI_TX0_SBDP/EDP_TX0_AUXP BA1 VSS_302 AA11 HDMI_TX0_D3P/EDP_TX0_D3P BA2 VSS_303 AA12 AVSS_116 BA3 DDR_CH0_PLL_AVSS AA14 HDMI_TX0_D0N/EDP_TX0_D0N BA4 VSS_304 AA19 HDMI_TX0_D1P/EDP_TX0_D1P BA5 VSS_305 AA22 AVSS_117 BA6 VSS_306 AA22 AVSS_117 BA6 VSS_306 AA22 AVSS_117 BA6 VSS_306 AA23 HDMI_TX0_D0P/EDP_TX0_D2N BA7				
DDR CH0_CK_A AA2 VSS_20 B36 VSS_296 AA3 DDR CH1_WCK1N_D B37 DDR CH0_DQ1_B AA5 VSS_21 B38 VSS_297 AA6 DDR_CH1_WCK0P_D B39 VSS_298 AA7 VSS_22 B40 VSS_299 AA8 DDR_CH1_DQS0P_D B41 VSS_300 AA9 VSS_23 B42 VSS_301 AA10 HDMI_TX0_SBDP/EDP_TX0_AUXP BA1 VSS_302 AA11 HDMI_TX0_D3P/EDP_TX0_D3P BA2 VSS_303 AA12 AVSS_116 BA3 DDR_CH0_PLL_AVSS AA14 HDMI_TX0_D0N/EDP_TX0_D0N BA4 VSS_304 AA19 HDMI_TX0_D1P/EDP_TX0_D1P BA5 VSS_305 AA22 AVSS_117 BA6 VSS_306 AA22 AVSS_117 BA6 VSS_306 AA22 AVSS_117 BA6 VSS_306 AA23 HDMI_TX0_D2N/EDP_TX0_D2N BA7 VSS_306 AA26 TYPECO_SBU1/DPO_AUXP BA8				
VSS_296 AA3 DDR_CH1_WCK1N_D B37 DDR_CH0_DQ1_B AA5 VSS_21 B38 VSS_297 AA6 DDR_CH1_WCK0P_D B39 VSS_298 AA7 VSS_22 B40 VSS_299 AA8 DDR_CH1_DQS0P_D B41 VSS_300 AA9 VSS_23 B42 VSS_301 AA10 HDMI_TX0_D3P/EDP_TX0_AUXP BA1 VSS_302 AA11 HDMI_TX0_D3P/EDP_TX0_D3P BA2 VSS_303 AA12 AVSS_116 BA3 DDR_CH0_PLL_AVS AA14 HDMI_TX0_D0N/EDP_TX0_D0N BA4 VSS_304 AA19 HDMI_TX0_D1P/EDP_TX0_D1P BA5 VSS_305 AA22 AVSS_117 BA6 VSS_306 AA22 AVSS_117 BA6 VSS_306 AA23 HDMI_TX0_D2N/EDP_TX0_D2N BA7 VSS_306 AA23 HDMI_TX0_D3N/EDP_TX0_D2N BA7 VDD_CPU_LIT_MEM_1 AA28 AVSS_118 BA9 VDD_CPU_LIT_MEM_2 AA29 TYPECO_SSRX1N/DP0_TX0N				
DDR_CH0_DQ1_B AA5 VSS_21 B38 VSS_297 AA6 DDR_CH1_WCK0P_D B39 VSS_298 AA7 VSS_22 B40 VSS_299 AA8 DDR_CH1_DQS0P_D B41 VSS_300 AA9 VSS_23 B42 VSS_301 AA10 HDMI_TX0_SBDP/EDP_TX0_AUXP BA1 VSS_302 AA11 HDMI_TX0_D3P/EDP_TX0_D3P BA2 VSS_303 AA12 AVSS_116 BA3 DDR_CH0_PLL_AVSS AA14 HDMI_TX0_D0N/EDP_TX0_D0N BA4 VSS_304 AA19 HDMI_TX0_D1P/EDP_TX0_D1P BA5 VSS_305 AA22 AVSS_117 BA6 VSS_306 AA22 AVSS_117 BA6 PLL_AVSS AA26 TYPEC0_SBU1/DPO_AUXP BA8 VDD_CPU_LIT_MEM_1 AA28 AVSS_118 BA9 VDD_CPU_LIT_MEM_2 AA29 TYPEC0_SSRX1N/DPO_TX0N BA10				
VSS_297 AA6 DDR_CH1_WCK0P_D B39 VSS_298 AA7 VSS_22 B40 VSS_299 AA8 DDR_CH1_DQS0P_D B41 VSS_300 AA9 VSS_23 B42 VSS_301 AA10 HDMI_TX0_SBDP/EDP_TX0_AUXP BA1 VSS_302 AA11 HDMI_TX0_D3P/EDP_TX0_D3P BA2 VSS_303 AA12 AVSS_116 BA3 DDR_CH0_PLL_AVSS AA14 HDMI_TX0_D0N/EDP_TX0_D0N BA4 VSS_304 AA19 HDMI_TX0_D1P/EDP_TX0_D1P BA5 VSS_305 AA22 AVSS_117 BA6 VSS_306 AA22 AVSS_117 BA6 PLL_AVSS AA24 HDMI_TX0_D2N/EDP_TX0_D2N BA7 PLL_AVSS AA26 TYPEC0_SBU1/DPO_AUXP BA8 VDD_CPU_LIT_MEM_1 AA28 AVSS_118 BA9 VDD_CPU_LIT_MEM_2 AA29 TYPEC0_SSRX1N/DPO_TX0N BA10				
VSS_299 AA8 DDR_CH1_DQS0P_D B41 VSS_300 AA9 VSS_23 B42 VSS_301 AA10 HDMI_TX0_SBDP/EDP_TX0_AUXP BA1 VSS_302 AA11 HDMI_TX0_D3P/EDP_TX0_D3P BA2 VSS_303 AA12 AVSS_116 BA3 DDR_CH0_PLL_AVSS AA14 HDMI_TX0_D0N/EDP_TX0_D0N BA4 VSS_304 AA19 HDMI_TX0_D1P/EDP_TX0_D1P BA5 VSS_305 AA22 AVSS_117 BA6 VSS_306 AA23 HDMI_TX0_D2N/EDP_TX0_D2N BA7 PLL_AVSS AA26 TYPEC0_SBU1/DPO_AUXP BA8 VDD_CPU_LIT_MEM_1 AA28 AVSS_118 BA9 VDD_CPU_LIT_MEM_2 AA29 TYPEC0_SSRX1N/DP0_TX0N BA10				
VSS_300 AA9 VSS_23 B42 VSS_301 AA10 HDMI_TX0_SBDP/EDP_TX0_AUXP BA1 VSS_302 AA11 HDMI_TX0_D3P/EDP_TX0_D3P BA2 VSS_303 AA12 AVSS_116 BA3 DDR_CH0_PLL_AVS AA14 HDMI_TX0_D0N/EDP_TX0_D0N BA4 VSS_304 AA19 HDMI_TX0_D1P/EDP_TX0_D1P BA5 VSS_305 AA22 AVSS_117 BA6 VSS_306 AA23 HDMI_TX0_D2N/EDP_TX0_D2N BA7 PLL_AVS AA26 TYPECO_SBU1/DPO_AUXP BA8 VDD_CPU_LIT_MEM_1 AA28 AVSS_118 BA9 VDD_CPU_LIT_MEM_2 AA29 TYPECO_SSRX1N/DPO_TX0N BA10		AA7		B40
VSS_301 AA10 HDMI_TX0_SBDP/EDP_TX0_AUXP BA1 VSS_302 AA11 HDMI_TX0_D3P/EDP_TX0_D3P BA2 VSS_303 AA12 AVSS_116 BA3 DDR_CH0_PLL_AVSS AA14 HDMI_TX0_D0N/EDP_TX0_D0N BA4 VSS_304 AA19 HDMI_TX0_D1P/EDP_TX0_D1P BA5 VSS_305 AA22 AVSS_117 BA6 VSS_306 AA23 HDMI_TX0_D2N/EDP_TX0_D2N BA7 PLL_AVSS AA26 TYPEC0_SBU1/DPO_AUXP BA8 VDD_CPU_LIT_MEM_1 AA28 AVSS_118 BA9 VDD_CPU_LIT_MEM_2 AA29 TYPEC0_SSRX1N/DP0_TX0N BA10				
VSS_302 AA11 HDMI_TX0_D3P/EDP_TX0_D3P BA2 VSS_303 AA12 AVSS_116 BA3 DDR_CH0_PLL_AVSS AA14 HDMI_TX0_D0N/EDP_TX0_D0N BA4 VSS_304 AA19 HDMI_TX0_D1P/EDP_TX0_D1P BA5 VSS_305 AA22 AVSS_117 BA6 VSS_306 AA23 HDMI_TX0_D2N/EDP_TX0_D2N BA7 PLL_AVSS AA26 TYPEC0_SBU1/DPO_AUXP BA8 VDD_CPU_LIT_MEM_1 AA28 AVSS_118 BA9 VDD_CPU_LIT_MEM_2 AA29 TYPEC0_SSRX1N/DP0_TX0N BA10				
VSS_303 AA12 AVSS_116 BA3 DDR_CH0_PLL_AVSS AA14 HDMI_TX0_D0N/EDP_TX0_D0N BA4 VSS_304 AA19 HDMI_TX0_D1P/EDP_TX0_D1P BA5 VSS_305 AA22 AVSS_117 BA6 VSS_306 AA23 HDMI_TX0_D2N/EDP_TX0_D2N BA7 PLL_AVSS AA26 TYPEC0_SBU1/DPO_AUXP BA8 VDD_CPU_LIT_MEM_1 AA28 AVSS_118 BA9 VDD_CPU_LIT_MEM_2 AA29 TYPEC0_SSRX1N/DP0_TX0N BA10				
DDR_CHO_PLL_AVSS AA14 HDMI_TX0_D0N/EDP_TX0_D0N BA4 VSS_304 AA19 HDMI_TX0_D1P/EDP_TX0_D1P BA5 VSS_305 AA22 AVSS_117 BA6 VSS_306 AA23 HDMI_TX0_D2N/EDP_TX0_D2N BA7 PLL_AVSS AA26 TYPEC0_SBU1/DP0_AUXP BA8 VDD_CPU_LIT_MEM_1 AA28 AVSS_118 BA9 VDD_CPU_LIT_MEM_2 AA29 TYPEC0_SSRX1N/DP0_TX0N BA10				
VSS_304 AA19 HDMI_TX0_D1P/EDP_TX0_D1P BA5 VSS_305 AA22 AVSS_117 BA6 VSS_306 AA23 HDMI_TX0_D2N/EDP_TX0_D2N BA7 PLL AVSS AA26 TYPEC0_SBU1/DP0_AUXP BA8 VDD_CPU_LIT_MEM_1 AA28 AVSS_118 BA9 VDD_CPU_LIT_MEM_2 AA29 TYPEC0_SSRX1N/DP0_TX0N BA10				
VSS_305 AA22 AVSS_117 BA6 VSS_306 AA23 HDMI_TX0_D2N/EDP_TX0_D2N BA7 PLL_AVSS AA26 TYPEC0_SBU1/DP0_AUXP BA8 VDD_CPU_LIT_MEM_1 AA28 AVSS_118 BA9 VDD_CPU_LIT_MEM_2 AA29 TYPEC0_SSRX1N/DP0_TX0N BA10				
PLL AVSS AA26 TYPEC0_SBU1/DP0_AUXP BA8 VDD_CPU_LIT_MEM_1 AA28 AVSS_118 BA9 VDD_CPU_LIT_MEM_2 AA29 TYPEC0_SSRX1N/DP0_TX0N BA10				
VDD_CPU_LIT_MEM_1 AA28 AVSS_118 BA9 VDD_CPU_LIT_MEM_2 AA29 TYPEC0_SSRX1N/DP0_TX0N BA10	VSS_306	AA23	HDMI_TX0_D2N/EDP_TX0_D2N	BA7
VDD_CPU_LIT_MEM_2 AA29 TYPECO_SSRX1N/DPO_TX0N BA10				
	VDD_CPU_LIT_MEM_3		TYPECO_SSTX1N/DPO_TX1N	BA11
				BA12 BA13
				BA14
				BA15
				BA16
		AA41		BA17
				BA18
				BA19
				BA20
				BA21 BA22
				BA23
				BA23
				BA25
				BA26
				BA27

Pin Name	Pin	Pin Name	Pin
DDR_CH0_PLL_DVDD	AB14	MIPI_DPHY1_RX_D2N/MIPI_CPHY1_RX_TRIO2_A	BA28
VSS 318	AB19	MIPI_DPHY1_RX_D3P/NO_USE	BA29
VSS_319	AB20	AVSS 125	BA30
VSS 320	AB21	MIPI_DPHY0_TX_D0N/MIPI_CPHY0_TX_TRIO0_A	BA31
VSS_321	AB22	MIPI_DPHY0_TX_D1P/MIPI_CPHY0_TX_TRIO1_A	BA32
VSS_322	AB23	AVSS_126	BA33
VSS 323	AB24	MIPI_DPHY0_TX_CLKN/MIPI_CPHY0_TX_TRIO1_B	BA34
PLL AVDD1V8	AB25	MIPI_DPHY0_TX_D2P/MIPI_CPHY0_TX_TRIO1_B	BA35
VDD CPU LIT 1	AB31	AVSS 127	BA36
VSS_324		MIPI_DPHY0_TX_D3N/MIPI_CPHY0_TX_TRIO2_C	BA30
	AB32 AB33	MIPI_DPHY0_IX_D3N/MIPI_CPHY0_IX_IRIO2_C MIPI_CSI0_D0P	BA37
VSS_325			
VSS_326	AB34	MIPI_CSI0_D1P	BA40
EMMCIO_1V8_1	AB35	MIPI_CSIO_CLKON	BA41
VSS_327	AB36	MIPI_CSI0_D2N	BA42
VSS_328	AB37	AVSS_128	BB1
VSS_329	AB38	HDMI_TX0_D3N/EDP_TX0_D3N	BB2
VSS_330	AB39	HDMI_TX0_D0P/EDP_TX0_D0P	BB4
VSS_331	AB40	HDMI_TX0_D1N/EDP_TX0_D1N	BB5
EMMC_CLKOUT/GPIO2_A1_d	AB41	HDMI_TX0_D2P/EDP_TX0_D2P	BB7
EMMC_D4/I2C1_SCL_M3/UART5_RX_M2/GPIO2_D4_u	AB42	TYPEC0_SBU2/DP0_AUXN	BB8
DDR_CH0_LP4/4X_CS1_A	AC1	TYPEC0_SSRX1P/DP0_TX0P	BB10
DDR_CH0_A1_A	AC2	TYPECO_SSTX1P/DPO_TX1P	BB11
VSS 332	AC3	TYPECO_SSRX2P/DPO_TX2P	BB13
VSS_333	AC4	TYPECO_SSTX2P/DPO_TX3P	BB14
VSS_334	AC4 AC5	MIPI_DPHY1_TX_D0P/MIPI_CPHY1_TX_TRIO0_B	BB16
VSS_335	AC6	MIPI_DPHY1_TX_D1N/MIPI_CPHY1_TX_TRIO0_C	BB17
VDD_VDENC_6	AC16	MIPI_DPHY1_TX_CLKP/MIPI_CPHY1_TX_TRIO1_C	BB19
VSS_336	AC17	MIPI_DPHY1_TX_D2N/MIPI_CPHY1_TX_TRIO2_A	BB20
VSS_337	AC18	MIPI_DPHY1_TX_D3P/NO_USE	BB22
VSS_338	AC22	MIPI_DPHY1_RX_D0N/MIPI_CPHY1_RX_TRIO0_A	BB23
VSS_339	AC23	MIPI_DPHY1_RX_D1P/MIPI_CPHY1_RX_TRIO1_A	BB25
VSS_340	AC24	MIPI_DPHY1_RX_CLKN/MIPI_CPHY1_RX_TRIO1_B	BB26
VSS_341	AC25	MIPI_DPHY1_RX_D2P/MIPI_CPHY1_RX_TRIO2_B	BB28
VSS 342	AC26	MIPI_DPHY1_RX_D3N/MIPI_CPHY1_RX_TRIO2_C	BB29
VDD_CPU_LIT_2	AC27	MIPI_DPHY0_TX_D0P/MIPI_CPHY0_TX_TRIO0_B	BB31
VDD_CPU_LIT_3	AC28	MIPI_DPHY0_TX_D1N/MIPI_CPHY0_TX_TRIOO_C	BB32
VDD_CPU_LIT_4	AC29	MIPI_DPHY0_TX_CLKP/MIPI_CPHY0_TX_TRIO1_C	BB34
VDD_CPU_LIT_5	AC30	MIPI_DPHY0_TX_D2N/MIPI_CPHY0_TX_TRIO2_A	BB35
VDD_CPU_LIT_6	AC31	MIPI_DPHY0_TX_D3P/NO_USE	BB37
VCCIO5_1	AC33	MIPI_CSIO_DON	BB38
VCCIO5_2	AC34	MIPI_CSI0_CLK0P	BB41
EMMCIO 1V8 2	AC35	AVSS_129	BB42
SPI2_CS1_M2/I2C1_SCL_M1/UART0_RX_M1/GPI00_B0_z	AC37	DDR_CH0_ZQ_B	C1
SDMMC DET/GPIO0 A4 u	AC38	VSS 24	C2
TSADC_SHUT_ORG/TSADC_SHUT/GPIO0_A1_z	AC39	DDR_CH0_WCK0N_B	C3
	AC39	DDR_CHU_WCKUN_B	C3
EMMC_DATA_STROBE/I2C2_SDA_M2/UART5_CTSN_M1/GPIO2	AC40	DDR_CH0_WCK0P_B	C4
_A2_d	1011		
VSS_343	AC41	VSS_25	C6
DDR_CH0_LP4/4X_CKE1/LP5_CS1_A	AD1	VSS_26	C7
VSS_344	AD2	DDR_CH1_WCK0P_C	C8
VSS_345	AD3	VSS_27	C9
VSS_346	AD5	DDR_CH1_DQ11_C	C10
VSS_347	AD6	VSS_28	C11
VSS_348	AD8	VSS 29	C12
VSS_349	AD9	DDR CH1 DQ12 C	C13
VSS_350	AD10	VSS_30	C14
VSS 351	AD10 AD11	VSS_31	C14
VSS_352	AD12	DDR_CH1_DQ5_C	C16
VSS_353	AD13	DDR_CH1_DQ4_C	C17
VSS_354	AD14	VSS_32	C18
VDD_VDENC_7	AD15	VSS_33	C19
VSS_355	AD19	VSS_34	C20
VSS_356	AD20	DDR_CH1_CK_C	C21
VSS_357	AD22	VSS_35	C22
VSS_358	AD23	DDR_CH1_CK_D	C23
VSS_359	AD24	VSS_36	C24
VSS_360	AD25	DDR CH1 DQ1 D	C25
VDD_CPU_LIT_7		VSS 37	C26
	AD26		
VDD_CPU_LIT_8	AD27	DDR_CH1_DQ6_D	C27
CLK32K_IN/CLK32K_OUT0/GPIO0_B2_u	AD38	VSS_38	C28
PMIC_SLEEP2/GPIO0_A3_d	AD39	DDR_CH1_DQ7_D	C29
EMMC_RSTN/I2C2_SCL_M2/UART5_RTSN_M1/GPIO2_A3_d	AD40	VSS_39	C30
EMMC_D6/FSPI_CS0N_M0/GPIO2_D6_u	AD41	DDR_CH1_DQ14_D	C32
EMMC_D5/I2C1_SDA_M3/UART5_TX_M2/GPIO2_D5_u	AD42	DDR_CH1_DM1_D	C33
DDR_CH0_DM0_A	AE1	DDR_CH1_DQ13_D	C34
DDR_CH0_DQ6_A	AE2	VSS_40	C35
DDR_CH0_DQ5_A	AE5	DDR_CH1_DQS1N_D	C36
VSS_361	AE6	VSS 41	C37
VSS_362	AE7	VSS_42	C39
VSS_363	AE8	AVSS_1	C41
VSS_364	AE9	PCIE20_2_RXN/SATA30_2_RXN/USB30_SSRXN	C42
VSS_365	AE10	DDR_CH0_A3_B	D2
VSS_366	AE11	VSS_43	D3
VSS_367	AE12	VSS_44	D4
VSS_368	AE13	VSS_45	D7
VSS 369	AE14	DDR CH1 WCKON C	D8
VSS_369 VSS_370	AE14 AE15	DDR_CH1_WCK0N_C DDR_CH1_DQ8_C	D10

Section				
YSS 272 APID ONE CHI PRIL C 011 YSS 273 APZ YSS 47 0.14 YSS 373 APZ YSS 47 0.16 YSS 376 APZ YSS 47 0.16 YSS 377 APZ ODD CPL DDQ C 0.10 YSS 378 APZ ODD CPL DDQ C 0.11 YSS 379 APZ ODD CPL LTS 0.15 YSS 379 APZ ODS CHI CKB C 0.21 YSS 379 APZ ODS CHI CKB C 0.22 YSS 380 APZ ODS CHI CKB C 0.02 YSS 381 APZ ODS CHI CKB C 0.02 YSS 381 APZ ODS CHI CKB C 0.02 PME CHI CHIN PRIL C APZ ODS CHI CKB C 0.02 YSS 381 APZ ODS CHI CKB C 0.02 PME CHIN PRIL C APZ ODS CHI CKB C 0.02 PME CHIN PRIL C APZ ODS CHI CKB C 0.02 PME CHIN PRIL C APZ ODS CHI CKB C 0.02 PME CHIN PRIL C				Pin
Yes 377			_	1
VSS 379				
VSS 3776				
VSS 378				
VSS 377				
VSS 378				
APPLICATION				
VSS 370 A638 VSS 51 D22 VSS 380 A679 DDK CHI CVB D D33 VSS 380 CARRAGO AND ACTOR OF ACTOR A				
MES 380				
Yes 281				
### PMPC CMYPSPE (CK M9GPR) 2D u				
EMMC (MO)FSPI CIK MO)GPRO2 AD 4 AP1 DDR CHO AD 4 AP1 DDR CHO AD 5 AP2 VSS 38 AP2 VSS 38 AP3 DDR CHO DQ14 A AP4 VSS 53 DDR CHO DQ15 A AP4 VSS 385 AP6 DDR CHO DQ15 A AP4 VSS 53 DDR CHO DQ15 A AP4 VSS 385 AP6 DDR CHO DQ15 A AP6 VSS 385 AP6 DDR CHO DQ15 A AP7 VSS 387 AP7 VSS 387 AP7 PSS 387 AP8 AP7 VSS 388 AP9 USS 387 AP1 DDR CHO DQ15 CA AP6 VSS 389 AP1 DDR CHO DQ15 CA AP7 VSS 389 AP1 AP1 VSS 3				
DR. CHO. DZ. A. API. DDR. CHI. DDG. D. D. DD. S. S. S. S. D. D. DD. CHO. DDT. A. API. VSS. S. S. D. D. DDR. CHO. DDT. A. API. VSS. S. S. D. DDR. CHO. DDT. A. API. VSS. S. S. DDR. CHO. DDT. A. API. DDR. CHO. DDR. CHO. DDT. A. API. DDR. CHO. DD				
VSS 382 AFZ VSS 53 030 DDR CHO DQ14 A AF3 VSS 54 DD DDR CHO DQ14 A AF3 VSS 53 DD DDR CHO DQ14 A AF3 VSS 54 DD DDR CHO DQ14 A DDR CHO DQ14 A DDR CHO DQ14 D DDR CHO D				
DOR CHO DQ14 A				
DDR CHO DQ16 A AP5 DDR CHO DQ15 D D34 VSS 383 AP6 DDR CHO DQ15 D D34 VSS 384 AP7 AP6 DDR CHO DQ15 D D D34 VSS 385 AP8 AP7 AP7 DPR CHO DQ15 AP7 DPR CHO				
DRC DOLG A				
VSS. 383 AF6 DDR CHI DQSIP_D 008 VSS. 384 AF7 VOP_POST_BEMTY/IZC4_SDA_M3/JART6_RTSN_M1/PW 038 VSS. 385 AF8 SPI_CXX_MORPOIL_RG_G 0.09 VSS. 386 AF8 SPI_CXX_MORPOIL_RG_G 0.09 VSS. 387 AF8 AF8 SPI_CXX_MORPOIL_RG_G 0.09 VSS. 388 AF8 AF8 DR_CRED 2.12 VIST_RG_G 0.09 VSS. 389 AF8 AF8 USS_D 0.00 0.01 0.01 VSS. 389 AF8 AF8 USS_D 0.00 <th< td=""><td></td><td></td><td></td><td></td></th<>				
NSS 384				
VSS_385	VSS_383	AF6		D36
SSS 395	VSS 384	AF7		D38
VSS 386				/
VSS 387				
APIL PCIEZO 2 REPISATA-30 REPISATA				
APT DDR CHO AL B				
AF16				
AF17				
AF19				
AF20				
AF21	VSS_390			
AF26				
AF27	VSS_392	AF21		
AF28	VSS_393	AF26		E8
AF29	VSS_394	AF27	VSS_60	E9
SSS 397	VSS_395		VSS_61	E10
SSS 397	VSS 396	AF29	VSS 62	E12
VSS 398 AF31 VSS, 63 E16 VSS 400 AF32 DDR CH1 DMO C E17 VSS 401 AF33 VSS 64 E18 VSS 401 AF34 VSS 65 E19 RESERVED AF35 DDR CH1 DQ1 C E20 VCCIO5 1V8 AF36 VSS, 60 E21 VSS 402 AF37 VSS, 67 E23 VSS 403 AF38 VSS, 69 E27 VSS 404 AF39 VSS, 69 E27 VSS 405 AF40 DDR CH0 DDR CH1 DQ10 D E29 VSS 406 AF41 VSS, 70 E30 DDR CH0 RESET A AG1 VSS, 70 E31 DDR CH0 RESET A AG2 DDR CH0 LDQ10 D E32 VSS 407 AG3 VSS, 70 E33 VSS 408 AG4 VSS, 73 E34 VSS 409 AG5 VSS, 73 E34 VSS 410 AG6 VSS, 75 E38 VSS 411 AG7 VSS, 75 E				
VSS 399 AF32 DDR, CHI, DMO, C E17 VSS 400 AF34 VSS 65 E19 VSS 401 AF34 VSS, 65 E19 RESERVED AF36 VSS, 66 E21 VCCIOS 1V8 AF36 VSS, 66 E21 VSS 402 AF37 VSS, 66 E22 VSS 403 AF38 VSS, 68 E25 VSS 404 AF39 VSS, 69 E27 VSS 405 AF40 DDR, CHI, DQ1, D E27 VSS, 405 AF40 DDR, CHI, DQ1, D E29 VSS, 405 AF40 DDR, CHI, DQ1, D E31 DDR, CHO, RESET, A AG1 VSS, 71 E31 DDR, CHO, AS, A AG2 DDR, CHO, AS, A AG2 DDR, CHO, AS, A E32 VSS, 408 AG3 VSS, 71 E31 E34 VSS, 409 AG5 VSS, 72 E33 VSS, 411 AG6 VSS, 75 E38 VSS, 412 AG8 AVS, 2 E34				
SSS 400				
SSS 401				
RESERVED				
NCCIOS 198				
SSS 402				
MF38				
VSS 404				
VSS 405 AF400 DDR CH1, DQ10 D E29 VSS 406 AF411 VSS 70 E30 DDR CH0, RESET A AG1 VSS 71 E31 DDR CH0, AS A AG2 DDR CH1, DQ11 D E32 USS 407 AG3 VSS 72 E33 VSS 408 AG4 VSS 73 E34 VSS 409 AG5 VSS 74 E37 VSS 410 AG6 VSS 75 E38 VSS 411 AG7 VSS 76 E39 VSS 412 AG8 AVSS 2 E40 VSS 413 AG15 PCIEZO 2 TXP/SATA30 2 TXP/USB30 SSTXP E41 VSS 414 AG16 DDR CH0 LP4/4X CKE1/LP5 CS1 B F1 VSS 415 AG17 VSS 77 F2 VSS 416 AG18 VSS 79 F4 VSS 417 AG19 VSS 79 F4 VSS 418 AG20 VSS 80 F8 VSS 419 AG21 VSS 81 F9 VSS 420 AG22 VSS 81				
VSS 406				
DDR CHO RESET A				
DDR. CHO. AS A AG2 DDR. CHI. DQ11_D E32 VSS 407 AG3 VSS 77 E33 VSS 408 AG4 VSS 77 E34 E34 VSS 408 AG4 VSS 73 E34 VSS 409 AG5 VSS 75 E38 VSS 410 AG6 VSS 75 E38 VSS 411 AG7 VSS 76 E39 VSS 411 AG7 VSS 76 E39 VSS 411 AG7 VSS 76 E39 VSS 412 AG8 AVSS 2 AG8 AVSS 2 AG8 AVSS 2 AG9 A				
SS 407				
SSS 408				
VSS 409				
VSS. 410 AG6 VSS. 75 E38 VSS. 411 AG7 VSS. 76 E39 VSS. 412 AG8 AVSS. 2 E40 VSS. 413 AG15 PCIEZD. 2_TXP/USB30_SSTXP E41 VSS. 414 AG16 DPR. CHO LP4/4X_CKE1/LP5_CS1_B F1 VSS. 415 AG17 VSS. 77 F2 VSS. 416 AG18 VSS_ 79 F4 VSS. 417 AG19 VSS_ 79 F4 VSS. 418 AG20 VSS_ 80 F8 VSS. 419 AG21 VSS_ 81 F9 VSS. 421 AG22 VSS_ 82 F10 VSS. 421 AG23 VSS_ 83 F13 VSS. 422 AG24 VSS_ 84 F14 VSS. 423 AG23 VSS_ 85 F15 VSS. 424 AG23 VSS_ 86 F16 VSS. 425 AG29 VSS_ 85 F15 VSS. 426 AG29 VSS_ 86 F16 VSS. 427 AG32 VSS_ 88 <				
VSS 411 AG7 VSS 76 E39 VSS 412 AG8 AVSS 2 E40 VSS 413 AG15 PCIE2D 2 TXP/SATA30 2 TXP/USB30 SSTXP E41 VSS 414 AG16 DDR CH0 LP4/4X CKE1/LP5 CS1_B F1 VSS 415 AG17 VSS_77 F2 VSS 416 AG18 VSS_78 F3 VSS 417 AG19 VSS_79 F4 VSS 418 AG20 VSS_80 F8 VSS 419 AG21 VSS_81 F9 VSS 420 AG22 VSS_82 F10 VSS 421 AG23 VSS_83 F13 VSS 422 AG24 VSS_84 F14 VSS 423 AG25 VSS_85 F15 VSS 424 AG28 VSS_86 F16 VSS 425 AG29 VSS_88 F19 VSS 426 <t< td=""><td></td><td></td><td></td><td></td></t<>				
VSS 412				
VSS 413				
VSS 414 AG16 DDR CH0 LP4/4X CKE1/LP5 CS1 B F1 VSS 415 AG17 VSS 77 F2 VSS 416 AG18 VSS 78 F3 VSS 417 AG19 VSS 79 F4 VSS 418 AG20 VSS 80 F8 VSS 419 AG21 VSS 81 F9 VSS 420 AG22 VSS 83 F11 VSS 421 AG23 VSS 83 F13 VSS 422 AG24 VSS 84 F14 VSS 423 AG25 VSS 84 F14 VSS 424 AG28 VSS 86 F16 VSS 425 AG28 VSS 86 F16 VSS 426 AG21 VSS 87 F19 VSS 427 AG32 VSS 88 F21 VSS 428 AG31 DPR CH1 DQ3 C F20 VSS 429 AG32 VSS 86 F17 VSS 429 AG34 VSS 90 F23 VSS 430 F31 F31 PMIC SLEEPA/GPIO0 C2 d <td></td> <td></td> <td></td> <td></td>				
VSS 415 AG17 VSS 77 F2 VSS 416 AG18 VSS 78 F3 VSS 417 AG19 VSS 79 F4 VSS 418 AG20 VSS 80 F8 VSS 419 AG21 VSS 81 F9 VSS 420 AG22 VSS 82 F10 VSS 421 AG23 VSS 83 F13 VSS 422 AG24 VSS 84 F14 VSS 423 AG25 VSS 85 F16 VSS 424 AG28 VSS 86 F16 VSS 425 AG29 VSS 87 F19 VSS 426 AG31 DDR CH1_DQ3_C F20 VSS 427 AG32 VSS 88 F21 VSS 428 AG31 DDR CH1_DQ3_C F20 VSS 429 AG34 VSS 89 F21 VSS 429 AG34 VSS 90 F29 VSS 430 AG35 VSS 91 F31 LITCPU AVS/SP13 CLK M2/GP100 D3 u AG36 VSS 92 F33				
VSS 416 AG18 VSS 78 F3 VSS 417 AG9 VSS 80 F8 VSS 418 AG20 VSS 80 F8 VSS 419 AG21 VSS 81 F9 VSS 420 AG22 VSS 82 F10 VSS 421 AG23 VSS 83 F13 VSS 422 AG24 VSS 85 F15 VSS 423 AG25 VSS 85 F15 VSS 424 AG28 VSS 86 F16 VSS 425 AG29 VSS 86 F16 VSS 426 AG31 DDR CH1 DQ3 C F20 VSS 427 AG32 VSS 88 F21 VSS 427 AG31 DDR CH1 DQ3 C F20 VSS 427 AG31 VSS 89 F23 VSS 429 AG34 VSS 90 F29 VSS 430 AG34 VSS 90 F29 VSS 430 AG36 VSS 93 F33 LITCPU AVS/SP13 CLK M2/GP100 D3 u AG37 VSS 93 F34				
VSS 417				
VSS 418 AG20 VSS 80 F8 VSS 419 AG21 VSS 81 F9 VSS 420 AG22 VSS 82 F10 VSS 421 AG23 VSS 83 F13 VSS 422 AG24 VSS 84 F14 VSS 423 AG25 VSS 85 F15 VSS 424 AG28 VSS 86 F16 VSS 425 AG29 VSS 87 F19 VSS 426 AG31 DDR_CH1_DQ3_C F20 VSS 427 AG32 VSS 88 F21 VSS 428 AG31 DDR_CH1_DQ3_C F20 VSS 428 AG31 VSS 88 F21 VSS 429 AG34 VSS_99 F23 VSS 430 AG34 VSS_99 F23 VSS 430 AG35 VSS_91 F31 PMIC SLEEP4/GPIO0 C2 d AG36 VSS_92 F33 LITCPU AVS/SPI3 CLK M2/GPIO0_D3 u AG37 VSS_93 F34 L2S1 SD13 M1/PDM0_SD11_M1/I2C6_SCL_M0/WAT1_CTSN_M2 AG38				
VSS 419				
VSS 420 AG22 VSS 82 F10 VSS 421 AG23 VSS 83 F13 VSS 422 AG24 VSS 84 F14 VSS 423 AG25 VSS 85 F15 VSS 424 AG28 VSS 86 F16 VSS 425 AG29 VSS 87 F19 VSS 426 AG31 DDR CH1 DQ3 C F20 VSS 427 AG32 VSS 88 F21 VSS 428 AG33 VSS 89 F23 VSS 429 AG34 VSS 90 F29 VSS 430 AG35 VSS 91 F31 PMIC SLEEP4/GPIO0 C2 d AG36 VSS 92 F33 LITCPU AVS/SPI3 CLK M2/GPIO0 D3 u AG37 VSS 93 F34 LIS1_SDI0 M1/GPU_AVS/UARTO_TX_M0/I2C4_SCL_M2/PWM4 M0/GPIO0 C5 u AG38 VSS_94 F35 M2/PWM7 IR M0/SPI3 MISO_M2/GPIO0 D0 d AG39 VSS_95 F36 MIPI_CAMERA2_CLK_M0/SPDIF1_TX_M0/SATA2_ACT_L ED_M1/I2CS_SDA_M3/UART1_RX_M1/PWM13_M2/GPIO 1 B7 u F37 I2S1_SDO1_M1/I2CO_SDA_M2/UART1_RX_M2/SPI3_MOSI_M2 GPIO0				
VSS_421 AG24 VSS_84 F13 VSS_422 AG24 VSS_84 F14 VSS_423 AG25 VSS_85 F15 VSS_424 AG28 VSS_86 F16 VSS_425 AG29 VSS_87 F19 VSS_426 AG31 DDR_CH1_DQ3_C F20 VSS_427 AG32 VSS_88 F21 VSS_428 AG33 VSS_89 F23 VSS_429 AG34 VSS_90 F29 VSS_430 AG35 VSS_91 F31 LITCPU_AVS/SP13_CLK_M2/GP100_D3_u AG37 VSS_93 F34 LIS1_SD10_M1/GPU_AVS/UART0_TX_M0/I2C4_SCL_M2/PWM4 AG37 VSS_93 F34 I2S1_SD13_M1/PDM0_SD11_M1/I2C6_SCL_M0/UART1_CTSN_M2/SP13_M1S0_M2/GP100_D0_d AG38 VSS_95 F36 MIP1_CAMERA2_CLK_M0/SPDIF1_TX_M0/SATA2_ACT_L ED_M1/I2C5_SDA_M3/UART1_RX_M1/PWM13_M2/GP10_TS1_M1/TS1_M0/SATA2_ACT_L ED_M1/I2C5_SDA_M3/UART1_RX_M1/PWM13_M2/GP10_TS1_M1/TS1_M0/SATA2_ACT_L ED_M1/I2C5_SDA_M3/UART1_RX_M1/PWM13_M2/GP10_TS1_M1/TS1_M0/SATA2_ACT_L ED_M1/I2C5_SDA_M3/UART1_RX_M1/PWM13_M2/GP10_TS1_M1/TS1_M0/SATA2_ACT_L ED_M1/I2C5_SDA_M3/UART1_RX_M1/PWM13_M2/GP10_TS1_M1/TS1_M0/SATA2_ACT_L ED_M1/I2C5_SDA_M3/UART1_RX_M1/PWM13_M2/GP1				
VSS 422 AG24 VSS 84 F14 VSS 423 AG25 VSS 85 F15 VSS 424 AG28 VSS 86 F16 VSS 425 AG29 VSS 87 F19 VSS 426 AG31 DDR_CH1_DQ3_C F20 VSS 427 AG32 VSS 88 F21 VSS 428 AG33 VSS 89 F23 VSS 429 AG34 VSS 90 F29 VSS 430 AG35 VSS 91 F31 PMIC SLEEP4/GPIO0_C2_d AG36 VSS 92 F33 LITCPU AVS/SP13_CLK_M2/GP100_D3_u AG36 VSS 93 F34 I2S1_SD10_M1/GPU_AVS/UART0_TX_M0/12C4_SCL_M2/PWM4 M0/GP100_C5_u AG38 VSS_93 F34 VSS_431 AG36 VSS_95 F36 MIP1_CAMERA2_CLK_M0/SPDIF1_TX_M0/SATA2_ACT_L ED_M1/12C5_SDA_M3/UART1_RX_M1/PWM13_M2/GP10 F37 I2S1_SD01_M1/I2C0_SDA_M2/UART1_RX_M2/SP13_MOSI_M2 AG41 VSS_96 F38 I2S1_SD01_M1/GPIO0_D6_d AG42 VSS_97 F39 VSS_432 AH2 AVSS				
VSS 423				
VSS_424 AG28 VSS_86 F16 VSS_425 AG29 VSS_87 F19 VSS_426 AG31 DDR_CH1_DQ3_C F20 VSS_427 AG32 VSS_88 F21 VSS_428 AG33 VSS_89 F23 VSS_429 AG34 VSS_90 F29 VSS_430 AG35 VSS_91 F31 PMIC_SLEEP4/GPIO0_C2_d AG36 VSS_92 F33 LITCPU_AVS/SPI3_CLK_M2/GPIO0_D3_u AG36 VSS_93 F34 I2S1_SDI0_M1/GPU_AVS/UARTO_TX_M0/I2C4_SCL_M2/PWM4_M0/GPIO0_C5_u AG37 VSS_93 F34 I2S1_SDI3_M1/PDM0_SDI1_M1/I2C6_SCL_M0/UART1_CTSN_M2/PWM7_IR_M0/SPI3_MISO_M2/GPIO0_D0_d AG39 VSS_95 F36 WSS_431 AG40 MIPI_CAMERA2_CLK_M0/SPDIF1_TX_M0/SATA2_ACT_L ED_M1/I2C5_SDA_M3/UART1_RX_M1/PWM13_M2/GPIO_1_BT_UB_0_UB_0_UB_0_UB_0_UB_0_UB_0_UB_0_U				
VSS_425 AG29 VSS_87 F19 VSS_426 AG31 DDR_CH1_DQ3_C F20 VSS_427 AG32 VSS_88 F21 VSS_428 AG33 VSS_89 F23 VSS_429 AG34 VSS_90 F29 VSS_430 AG35 VSS_91 F31 PMIC_SLEEP4/GPIO0_C2_d AG36 VSS_92 F33 LITCPU_AVS/SPI3_CLK_M2/GPIO0_D3_u AG37 VSS_93 F34 I2S1_SDI0_M1/GPU_AVS/UART0_TX_M0/I2C4_SCL_M2/PWM4 AG37 VSS_93 F35 MO/GPIO0_C5_u AG38 VSS_94 F35 I2S1_SDI3_M1/PDM0_SDI1_M1/I2C6_SCL_M0/UART1_CTSN_M2/PWM1_M1/I2C6_SCL_M0/UART1_CTSN_M2/PWM1_M1/I2C6_SCL_M0/UART1_CTSN_M2/PWM1_M1/I2C6_SCL_M0/UART1_RX_M1/PWM13_M2/GPIO_LB_M2/PWM1_M1/I2C6_SDA_M3/UART1_RX_M1/PWM13_M2/GPIO_LB_M2/PWM1_M1/I2C6_SDA_M3/UART1_RX_M1/PWM13_M2/GPIO_LB_M2/PWM1_M2/M2/M2/M2/M2/M2/M2/M2/M2/M2/M2/M2/M2/M				
VSS_426 AG31 DDR_CH1_DQ3_C F20 VSS_427 AG32 VSS_88 F21 VSS_428 AG33 VSS_89 F23 VSS_429 AG34 VSS_90 F29 VSS_430 AG35 VSS_91 F31 PMIC_SLEEP4/GPIO0_C2_d AG36 VSS_92 F33 LITCPU_AVS/SPI3_CLK_M2/GPIO0_D3_u AG37 VSS_93 F34 I2S1_SDI0_M1/GPU_AVS/UART0_TX_M0/I2C4_SCL_M2/PWM4 M0/GPIO0_C5_u AG38 VSS_94 F35 I2S1_SDI3_M1/PDM0_SDI1_M1/I2C6_SCL_M0/UART1_CTSN_ M2/PWM7_IR_M0/SPI3_MISO_M2/GPIO0_D0_d AG39 VSS_95 F36 WSS_431 AG40 MIPI_CAMERA2_CLK_M0/SPDIF1_TX_M0/SATA2_ACT_L ED_M1/I2C5_SDA_M3/UART1_RX_M1/PWM13_M2/GPIO_1_BT_L I_BT_u F37 I2S1_SD01_M1/I2C0_SDA_M2/UART1_RX_M2/SPI3_MOSI_M2 /GPIO0_D2_u AG41 VSS_96 F38 PMIC_SLEEP6/PDM0_SDI3_M1/GPIO0_D6_d AG42 VSS_97 F39 VSS_432 AH2 AVSS_3 F40				
VSS_427 AG32 VSS_88 F21 VSS_428 AG33 VSS_89 F23 VSS_429 AG34 VSS_90 F29 VSS_430 AG35 VSS_91 F31 PMIC_SLEEP4/GPIO0_C2_d AG36 VSS_92 F33 LITCPU_AVS/SPI3_CLK_M2/GPIO0_D3_u AG37 VSS_93 F34 I2S1_SDI0_M1/GPU_AVS/UART0_TX_M0/I2C4_SCL_M2/PWM4 M0/GPIO0_C5_u AG38 VSS_94 F35 I2S1_SDI3_M1/PDM0_SDI1_M1/I2C6_SCL_M0/UART1_CTSN_ M2/PWM7_IR_M0/SPI3_MISO_M2/GPIO0_D0_d AG39 VSS_95 F36 WSS_431 AG40 MIPI_CAMERA2_CLK_M0/SPDIF1_TX_M0/SATA2_ACT_L ED_M1/I2C5_SDA_M3/UART1_RX_M1/PWM13_M2/GPIO 1_B7_u F37 I2S1_SD01_M1/I2C0_SDA_M2/UART1_RX_M2/SPI3_MOSI_M2 /GPIO0_D2_u AG41 VSS_96 F38 PMIC_SLEEP6/PDM0_SDI3_M1/GPIO0_D6_d AG42 VSS_97 F39 VSS_432 AH2 AVSS_3 F40				
VSS_428 AG33 VSS_89 F23 VSS_429 AG34 VSS_90 F29 VSS_430 AG35 VSS_91 F31 PMIC_SLEEP4/GPIO0_C2_d AG36 VSS_92 F33 LITCPU_AVS/SPI3_CLK_M2/GPIO0_D3_u AG37 VSS_93 F34 I2S1_SDI0_M1/GPU_AVS/UART0_TX_M0/I2C4_SCL_M2/PWM4_M0/GPIO0_C5_u AG38 VSS_94 F35 I2S1_SDI3_M1/PDM0_SDI1_M1/I2C6_SCL_M0/UART1_CTSN_M2/PWM7_IR_M0/SPI3_MISO_M2/GPIO0_D0_d AG39 VSS_95 F36 WSS_431 AG40 MIPI_CAMERA2_CLK_M0/SPDIF1_TX_M0/SATA2_ACT_L ED_M1/I2C5_SDA_M3/UART1_RX_M1/PWM13_M2/GPIO_1_BT_UB_M1/I2C5_SDA_M3/UART1_RX_M1/PWM13_M2/GPIO_1_BT_UB_M1/I2C5_SDA_M3/UART1_RX_M1/PWM13_M2/GPIO_1_BT_UB_M1/I2C5_SDA_M3/UART1_RX_M1/PWM13_M2/GPIO_1_BT_UB_M1/I2C5_SDA_M3/UART1_RX_M1/PWM13_M2/GPIO_1_BT_UB_M1/I2C5_SDA_M3/UART1_RX_M1/PWM13_M2/GPIO_1_BT_UB_M1/I2C5_SDA_M3/UART1_RX_M1/PWM13_M2/GPIO_1_BT_UB_M1/I2C5_SDA_M3/UART1_RX_M1/PWM13_M2/GPIO_1_BT_UB_M1/I2C5_SDA_M3/UART1_RX_M1/PWM13_M2/GPIO_1_BT_UB_M1/I2C5_SDA_M3/UART1_RX_M1/PWM13_M2/GPIO_1_BT_UB_M1/I2C5_SDA_M3/UART1_RX_M1/PWM13_M2/GPIO_1_BT_UB_M1/I2C5_SDA_M3/UART1_RX_M1/PWM13_M2/GPIO_1_BT_UB_M1/I2C5_SDA_M3/UART1_RX_M1/PWM13_M2/GPIO_1_BT_UB_M1/I2C5_SDA_M3/UART1_RX_M1/PWM13_M2/GPIO_1_BT_UB_M1/I2C5_SDA_M3/UART1_RX_M1/PWM13_M2/GPIO_1_BT_UB_M1/I2C5_SDA_M3/UART1_RX_M1/PWM13_M2/GPIO_1_BT_UB_M1/I2C5_SDA_M3/UART1_RX_M1/PWM13_M2/GPIO_1_BT_UB_M1/I2C5_SDA_M3/UART1_RX_M1/PWM13_M2/GPIO_1_BT_UB_M1/I2C5_SDA_M3/UART1_RX_M1/PWM13_M2/GPIO_1_BT_UB_M1/I2C5_SDA_M3/UART1_RX_M1/PWM13_M2/GPIO_1_B				
VSS_429 AG34 VSS_90 F29 VSS_430 AG35 VSS_91 F31 PMIC_SLEEP4/GPIO0_C2_d AG36 VSS_92 F33 LITCPU_AVS/SPI3_CLK_M2/GPIO0_D3_u AG37 VSS_93 F34 I2S1_SDI0_M1/GPU_AVS/UART0_TX_M0/I2C4_SCL_M2/PWM4_M0/GPIO0_C5_u AG38 VSS_94 F35 I2S1_SDI3_M1/PDM0_SDI1_M1/I2C6_SCL_M0/UART1_CTSN_M2/PWM7_IR_M0/SPI3_MISO_M2/GPIO0_D0_d AG39 VSS_95 F36 VSS_431 AG40 MIPI_CAMERA2_CLK_M0/SPDIF1_TX_M0/SATA2_ACT_L ED_M1/I2C5_SDA_M3/UART1_RX_M1/PWM13_M2/GPIO_1_B7_u F37 I2S1_SD01_M1/I2C0_SDA_M2/UART1_RX_M2/SPI3_MOSI_M2/GPIO_D2_u AG41 VSS_96 F38 PMIC_SLEEP6/PDM0_SDI3_M1/GPIO0_D6_d AG42 VSS_97 F39 VSS_432 AH2 AVSS_3 F40				
VSS_430 AG35 VSS_91 F31 PMIC_SLEEP4/GPIO0_C2_d AG36 VSS_92 F33 LITCPU_AVS/SPI3_CLK_M2/GPIO0_D3_u AG37 VSS_93 F34 I2S1_SDI0_M1/GPU_AVS/UART0_TX_M0/I2C4_SCL_M2/PWM4_M0/GPIO0_C5_u AG38 VSS_94 F35 I2S1_SDI3_M1/PDM0_SDI1_M1/I2C6_SCL_M0/UART1_CTSN_M2/PWM7_IR_M0/SPI3_MISO_M2/GPIO0_D0_d AG39 VSS_95 F36 M2/PWM7_IR_M0/SPI3_MISO_M2/GPIO0_D0_d AG40 MIPI_CAMERA2_CLK_M0/SPDIF1_TX_M0/SATA2_ACT_L ED_M1/I2C5_SDA_M3/UART1_RX_M1/PWM13_M2/GPIO_1B7_u F37 VSS_431 AG41 VSS_96 F38 PMIC_SLEEP6/PDM0_SDI3_M1/GPIO0_D6_d AG42 VSS_97 F39 VSS_432 AH2 AVSS_3 F40				
PMIC_SLEEP4/GPIO0_C2_d				
LITCPU_AVS/SPI3_CLK_M2/GPI00_D3_u AG37 VSS_93 F34 I2S1_SDI0_M1/GPU_AVS/UART0_TX_M0/I2C4_SCL_M2/PWM4_M0/GPI00_C5_u AG38 VSS_94 F35 I2S1_SDI3_M1/PDM0_SDI1_M1/I2C6_SCL_M0/UART1_CTSN_M2/PWM7_IR_M0/SPI3_MISO_M2/GPI00_D0_d AG39 VSS_95 F36 WSS_431 AG40 MIPI_CAMERA2_CLK_M0/SPDIF1_TX_M0/SATA2_ACT_L ED_M1/I2C5_SDA_M3/UART1_RX_M1/PWM13_M2/GPI0_1_B7_u F37 I2S1_SD01_M1/I2C0_SDA_M2/UART1_RX_M2/SPI3_MOSI_M2 /GPI00_D2_u AG41 VSS_96 F38 PMIC_SLEEP6/PDM0_SDI3_M1/GPI00_D6_d AG42 VSS_97 F39 VSS_432 AH2 AVSS_3 F40				
AG38				
MO/GPIO0_C5_u		AG37	VSS_93	F34
MIPI_CAMERA2_CLK_M0/SPDIF1_TX_M0/SATA2_ACT_L		AG38	VSS 94	F35
M2/PWM7_IR_M0/SPI3_MISO_M2/GPI00_D0_d AG39 VSS_95 F36 VSS_431 AG40 MIPI_CAMERA2_CLK_M0/SPDIF1_TX_M0/SATA2_ACT_L ED_M1/I2C5_SDA_M3/UART1_RX_M1/PWM13_M2/GPI0 1_B7_u F37 I2S1_SD01_M1/I2C0_SDA_M2/UART1_RX_M2/SPI3_MOSI_M2 /GPI00_D2_u AG41 VSS_96 F38 PMIC_SLEEP6/PDM0_SDI3_M1/GPI00_D6_d AG42 VSS_97 F39 VSS_432 AH2 AVSS_3 F40		7030	V 3 3 _ 9 T	1 22
MIPI_CAMERA2_CLK_M0/SPDIF1_TX_M0/SATA2_ACT_L	I2S1_SDI3_M1/PDM0_SDI1_M1/I2C6_SCL_M0/UART1_CTSN_	VC30	VSS 05	E36
VSS_431 AG40 ED_M1/I2C5_SDA_M3/UART1_RX_M1/PWM13_M2/GPIO 1_B7_u F37 I2S1_SD01_M1/I2C0_SDA_M2/UART1_RX_M2/SPI3_MOSI_M2 /GPIO0_D2_u AG41 VSS_96 F38 PMIC_SLEEP6/PDM0_SDI3_M1/GPIO0_D6_d AG42 VSS_97 F39 VSS_432 AH2 AVSS_3 F40	M2/PWM7_IR_M0/SPI3_MISO_M2/GPIO0_D0_d	MUJY		1 20
1_B7_u I2S1_SD01_M1/I2C0_SDA_M2/UART1_RX_M2/SPI3_MOSI_M2 /GPI00_D2_u AG41 VSS_96 F38 PMIC_SLEEP6/PDM0_SDI3_M1/GPI00_D6_d AG42 VSS_97 F39 VSS_432 AH2 AVSS_3 F40				
I2S1_SD01_M1/I2C0_SDA_M2/UART1_RX_M2/SPI3_MOSI_M2 /GPI00_D2_u AG41 VSS_96 F38 PMIC_SLEEP6/PDM0_SDI3_M1/GPI00_D6_d AG42 VSS_97 F39 VSS_432 AH2 AVSS_3 F40	VSS_431	AG40		F37
/GPI00_D2_u AG41 VSS_96 F38 PMIC_SLEEP6/PDM0_SDI3_M1/GPI00_D6_d AG42 VSS_97 F39 VSS_432 AH2 AVSS_3 F40			1_B7_u	
PMIC_SLEEP6/PDM0_SDI3_M1/GPI00_D6_d AG42 VSS_97 F39 VSS_432 AH2 AVSS_3 F40		AG41	VSS 96	F38
VSS_432 AH2 AVSS_3 F40				
VSS_433 AH3 PCIE20_2_REFCLKP F41				
	VSS_433	AH3	PCIE20_2_REFCLKP	F41

Pin Name	Pin	Pin Name	Pin
VSS_435	AH5	PCIE20_2_REFCLKN	F42
VSS_436 VSS_437	AH7 AH8	DDR_CH0_DM1_B VSS 98	G2 G3
VSS 438	AH9	DDR_CH0_DQ10_B	G4
VSS_439	AH10	DDR_CH0_DQ8_B	G5
VDD_LOGIC_7	AH11	VSS_99	G6
VDD_LOGIC_8	AH12	VSS_100	G8
VDD_LOGIC_9	AH13	VSS_101	G9
VDD_LOGIC_10 VDD_LOGIC_11	AH14 AH15	VSS_102 VSS_103	G10 G12
VSS_440	AH16	VSS_104	G20
VSS 441	AH17	VSS_105	G21
VDD_GPU_1	AH18	VSS_106	G22
VDD_GPU_2	AH19	DDR_CH1_VDDQ_CKE	G24
VDD_GPU_3	AH20	VSS_107	G25
VDD_GPU_4	AH21	VSS_108	G26
VDD_LOGIC_12 VDD_LOGIC_13	AH23 AH24	VCCIO4_1V8_1 VCCIO4_1V8_2	G27 G28
VDD_NPU_MEM_1	AH25	VSS 109	G29
VDD_NPU_MEM_2	AH26	VCCIO4	G31
VSS_442	AH28	PCIE20_SATA30_0_AVDD_1V8	G34
VSS_443	AH29	AVSS_4	G36
VSS_444	AH36	SPI2_MISO_M0/GPIO1_A4_d	G37
TSADC_TEST_OUT_TS	AH37	MIPI_CAMERA4_CLK_M0/I2C8_SDA_M2/UART1_CTSN_	G38
PMIC_SLEEP5/GPIO0_C3_d	AH38	M1/PWM15_IR_M3/GPIO1_D7_u PDM1 SDI2 M1/SPI0 MISO M2/GPIO1 B1 d	G39
I2S1_MCLK_M1/JTAG_TCK_M2/I2C1_SCL_M0/UART2_TX_M0/P		PCIE20X1_1_CLKREQN_M2/DP0_HPDIN_M2/I2C2_SDA_	
CIE20X1_1_CLKREQN_M0/GPIO0_B5_d	AH39	M4/UART6_RX_M1/SPI4_MISO_M2/GPIO1_A0_d	G40
VSS_434	AH4	AVSS_5	G41
I2S1_SCLK_TX_M1/JTAG_TMS_M2/I2C1_SDA_M0/UART2_RX_	AH40	DDR CH0 A6 B	H1
MO/PCIE20X1_1_WAKEN_MO/GPIO0_B6_d	7	PBIC_GIIG_IIG_S	
I2S1_SD00_M1/CPU_BIG0_AVS/I2C0_SCL_M2/UART0_CTSN/UART1_TX_M2/SPI0_CS0_M0/HDMI_TX0_CEC_M1/GPI00_D1_	AH41	DDR_CH0_LP4/4X_CKE0/LP5_CS0_B	H2
U	Alliti	DDK_CHO_LF4/4X_CKEO/LF5_CSO_D	112
I2S1_SDI1_M1/NPU_AVS/UART0_RTSN/PWM5_M1/SPI0_CLK_	A1142	VCC 110	112
M0/SATA_CP_POD/GPIO0_C6_u	AH42	VSS_110	H3
DDR_CH0_DQ2_A	AJ1	VSS_111	H4
DDR_CH0_DQ0_A	AJ2	VSS_112	H5
DDR_CH0_DQ12_A	AJ3	VSS_113	H6
VSS_445 DDR_CH0_DQ11_A	AJ5 AJ6	VSS_114 VSS_115	H11 H12
DDR_CH0_DQ11_A VSS_446	AJ6 AJ7	DDR_CH1_VDDQ_1	H14
VSS 447	AJ8	DDR_CH1_VDDQ_2	H15
VSS 448	AJ9	DDR_CH1_VDDQ_3	H16
VSS_449	AJ10	DDR_CH1_VDDQ_4	H18
VSS_450	AJ11	DDR_CH1_VDDQ_5	H20
VSS_451	AJ12	VSS_116	H22
VDD_LOGIC_14	AJ15	DDR_CH1_VDDQ_CK	H24
VSS_452 VDD GPU MEM 1	AJ16	VSS_117 VDD LOGIC 1	H25
VDD_GPU_5	AJ18 AJ19	VSS 118	H27 H29
VDD_GPU_6	AJ20	VCCIO1_1V8	H31
VDD_GPU_7	AJ21	PCIE20_SATA30_USB30_2_AVDD_1V8	H34
VDD_NPU_MEM_3	AJ25	PCIE20_SATA30_0_AVDD_0V85	H36
VSS_453	AJ26	AVSS_6	H37
VSS_454	AJ27	PDM1_SDI0_M1/PCIE20X1_1_PERSTN_M2/PWM3_IR_M	H38
		3/SPI2_CS0_M0/GPI01_A7_u PDM1_SDI1_M1/SPI2_CS1_M0/GPI01_B0_u	
VSS 455 VSS 456	AJ28 AJ29	AVSS 7	H39 H40
VSS_457	AJ30	PCIE20_0_TXP/SATA30_0_TXP	H41
VDD_LOGIC_15	AJ31	PCIE20 0 TXN/SATA30 0 TXN	H42
VDD_LOGIC_16	AJ32	DDR_CH0_LP4/4X_CS0_B	J1
VCCIO6_1V8	AJ34	VSS_119	J2
VSS_458	AJ35	DDR_CH0_DQ9_B	J3
PMU_0V75_1	AJ36	DDR_CH0_DQ11_B	J4
PMU_0V75_2	AJ37	DDR_CH0_DQ14_B	J5 16
VSS_459 VSS_460	AJ38 AJ39	VSS_120 VSS_121	J6 J7
VSS_460 VSS_461	AJ39 AJ40	VSS_121 VSS_122	J/ J8
VSS_462	AJ41	VSS_123	J9
DDR_CH0_LP4/4X_CKE0/LP5_CS0_A	AK1	VSS_124	J10
VSS_463	AK2	VSS_125	J12
DDR_CH0_DQ13_A	AK3	VSS_126	J14
DDR_CH0_DM1_A	AK4	VSS_127	J15
DDR_CH0_DQ8_A VSS_464	AK5 AK6	VSS_128 DDR_CH1_VDD_1	J16 J18
VSS_464 VSS_465	AK6 AK7	DDR_CH1_VDD_I DDR_CH1_VDD_MIF_1	J18 J20
NC	AK9	VSS_129	J20 J22
VCCIO2	AK10	VSS_130	J24
VCCIO2_1V8	AK11	VSS_131	J26
HDMI/eDP_TX0_VDD_IO_1V8	AK12	VDD_LOGIC_2	J27
VDD_LOGIC_17	AK15	VSS_132	J29
VSS_466	AK16	VSS_133	J30
VDD_GPU_MEM_2	AK18	VSS_134	J31
VDD_GPU_8 VSS_467	AK21 AK22	PCIE20_SATA30_USB30_2_AVDD_0V85 AVSS_8	J36 J38
VDD_NPU_MEM_4	AK25	AVSS_8 AVSS_9	J38 J39
VSS_468	AK26	AVSS_10	J40
	20	···	

5		5. N	_
VDD NPU 1	Pin AK27	Pin Name PCIE20_0_RXN/SATA30_0_RXN	Pin J41
VDD_NPU_2	AK27 AK28	PCIE20_0_RXN/SATA30_0_RXN PCIE20_0_RXP/SATA30_0_RXP	J41 J42
VDD NPU 3	AK29	DDR_CH0_DQS1P_B	K1
VSS 469	AK30	DDR_CH0_DQS1N_B	K2
I2S1_LRCK_TX_M1/PWM0_M0/I2C2_SCL_M0/SPI0_CS1_M0/P			
CIE20X1_1_PERSTN_M0/GPIO0_B7_d	AK39	VSS_135	K3
VSS_470	AK40	VSS_136	K6
MIPI_CSI1_D1P	AK41	VSS_137	K7
MIPI_CSI1_D1N	AK42	DDR_CH0_VDDQ_CK_1	K9
DDR_CH0_A3_A	AL2	VSS_138	K10
VSS_471	AL3	VSS_139	K11
VSS_472	AL4	VSS_140	K12
VSS_473	AL5	VSS_141	K14
HDMI/eDP_TX0_VDD_CMN_1V8	AL14	VSS_142	K17
AVSS_24	AL15	DDR_CH1_VDD_2	K18
VSS_474	AL16	DDR_CH1_VDD_MIF_2 VSS_143	K20
VDD_GPU_MEM_3 VDD_GPU_9	AL18 AL21	VSS 144	K22 K23
VSS 475	AL22	VSS_145	K25
VDD NPU 4	AL28	VSS_146	K26
VDD NPU 5	AL29	VDD_CPU_BIG0_MEM_1	K27
VDD NPU 6	AL30	VDD_CPU_BIG0_MEM_2	K28
VDD_LOGIC_18	AL31	VDD CPU BIGO MEM 3	K29
VCCIO6 1	AL33	VDD CPU BIG0 MEM 4	K30
VSS 476	AL35	VSS 147	K31
I2S1_LRCK_RX_M1/PDM0_CLK1_M1/PWM2_M0/UART0_RX_M0			
/I2C4_SDA_M2/DP0_HPDIN_M1/GPIO0_C4_d	AL38	VSS_148	K32
I2S1_SDO2_M1/PDM0_SDI2_M1/PWM3_IR_M0/I2C1_SCL_M2/	AL39	VSS_149	K33
HDMI_TX0_SDA_M1/SPI3_CS0_M2/SATA_CPDET/GPI00_D4_u	AL39	V33_149	KSS
I2S1_SDI2_M1/PDM0_SDI0_M1/I2C6_SDA_M0/UART1_RTSN_	AL40	AVSS_11	K34
M2/PWM6_M0/SPI0_MISO_M0/GPIO0_C7_d			
MIPI_CSI1_D0N	AL41	AVSS_12	K35
MIPI_CSI1_D0P	AL42	AVSS_13	K36
DDR_CH0_ZQ_A	AM1	AVSS_14	K37
DDR_CH0_A6_A	AM2	AVSS_15	K38
VSS_477	AM4	AVSS_16	K39
VSS_478	AM5	AVSS_17	K40
HDMI/eDP_TX0_VDD_0V75_1	AM13	PCIE20_0_REFCLKN	K41
AVSS_25	AM14	DDR_CH0_A5_B	L1
AVSS_26	AM15	VSS_150	L2
VSS_479	AM16	VSS_151	L3
VSS_480	AM17	VSS_152	L5
VDD_GPU_10	AM21	VSS_153	L6
VDD_GPU_11	AM22	DDR_CH0_VDDQ_CK_2	L9
VSS_481	AM23	VSS_154	L10
VSS_482	AM25	VSS_155	L11
VSS_483	AM27	VSS_156	L12
VDD_NPU_7	AM30	VSS_157	L14
VSS_484	AM31	DDR_CH1_PLL_AVDD1V8	L15
VSS_485	AM32	DDR_CH1_VDD_3	L18
VCCIO6_2 MIPI_CSIO_AVCC1V8	AM33	DDR_CH1_VDD_MIF_3 VSS_158	L20
	AM35		L22
MIPI_CSIO_AVCCOV75 PMIC_SLEEP3/GPIOO_C1_d	AM37 AM38	VSS_159 VSS 160	L23 L24
I2S1_SDO3_M1/CPU_BIG1_AVS/I2C1_SDA_M2/	AM36	V33_160	LZ4
HDMI_TX0_SCL_M1/SPI3_CS1_M2/SATA_MP_SWITCH/GPI00_	AM39	VSS_161	L32
D5_u	AMO	V33_101	LJZ
I2S1_SCLK_RX_M1/PDM0_CLK0_M1/PWM1_M0/I2C2_SDA_M0			
/ SPIO_MOSI_MO/GPIOO_CO_d	AM40	VSS_162	L33
VSS 486	AM41	AVSS 18	L34
DDR_CH0_DQS0P_A	AN1	AVSS 19	L35
DDR_CH0_DQS0N_A	AN2	VSS_163	L36
		MIPI_CAMERA3_CLK_M0/I2C8_SCL_M2/UART1_RTSN_M	
VSS_487	AN3	1/PWM14_M2/GPIO1_D6_u	L37
DDR_CH0_DQ10_A	AN4	MIPI_CAMERA1_CLK_M0/SPDIF0_TX_M0/I2C5_SCL_M3/	L38
DDK_CH0_DQ10_A	AIN4	UART1_TX_M1/GPIO1_B6_u	L30
DDR_CH0_DQ9_A	AN5	I2C4_SCL_M3/UART6_CTSN_M1/PWM1_M2/SPI4_CS0_	L39
BBI(_CIIO_BQ3_/(71113	M2/GPIO1_A3_d	233
VSS_488	AN6	PCIE20X1_1_WAKEN_M2/I2C2_SCL_M4/UART6_TX_M1/	L40
		SPI4_MOSI_M2/GPIO1_A1_d	
VSS_489	AN7	AVSS_20	L41
OTP_VDDOTP_0V75	AN8	PCIE20_0_REFCLKP	L42
HDMI/eDP_TX0_AVDD_0V75	AN10	DDR_CH0_LP4/4X_CS1_B	M1
AVSS_27	AN11	VSS_164	M2
HDMI/eDP_TX0_VDD_0V75_2	AN12	VSS_165	M5
AVSS_28	AN13	DDR_CH0_VDDQ_CKE_1	M6
AVSS_29	AN14	DDR_CH0_VDDQ_CKE_2	M7
AVSS_30	AN15	VSS_166	M8 MO
VSS_490	AN17	VSS_167	M9
AVSS_31	AN18	VSS_168	M10
VDD_GPU_12 VDD_GPU_13	AN21 AN22	VSS_169 VSS_170	M12
		DDR_CH1_PLL_DVDD	M14
VSS_491	AN23 AN25		M16 M17
VSS_492 VDD NPU 8		VSS_171 VSS 172	M17 M19
	AN30		
VSS_493	AN31	VSS_173	M21
VSS_494	AN32	VSS_174	M22
VSS_495	AN33	VSS_175	M23

RRSS0032 Datasneet			77 1.0
Pin Name	Pin	Pin Name	Pin
VSS_496	AN34	VDD_CPU_BIG0_1	M24
VSS_497	AN35	VDD_CPU_BIG0_2	M25
MIPI_CSI0_CLK1P	AN37	VDD_CPU_BIG0_3	M28
MIPI_CSI0_CLK1N	AN38	VDD_CPU_BIG0_4	M29
VSS_500	AN39	VDD_CPU_BIG0_5	M30
VSS_501	AN40	AVSS_21	M33
MIPI_CSI1_CLK0N	AN41	AVSS_22	M34
MIPI_CSI1_CLK0P	AN42	VSS_176	M35
VSS_502	AP2	VSS_177	M36
VSS_503	AP5	PDM1_CLK1_M1/SATA0_ACT_LED_M1/UART4_TX_M2/S	M37
V35_303	711 3	PIO_CLK_M2/GPIO1_B3_d	1137
VSS 504	AP6	PDM1_SDI3_M1/UART4_RX_M2/SPI0_MOSI_M2/GPIO1_	M38
		B2_d	
AVSS_32	AP7	PDM1_CLK0_M1/UART7_RX_M2/SPI0_CS0_M2/GPIO1_B	M39
AV/CC 22	A D.O.	4_U	M40
AVSS_33	AP8	HDMI_TX0_HPD_M0/SPI2_MOSI_M0/GPI01_A5_d I2S0_LRCK_RX/PDM0_CLK0_M0/I2C4_SDA_M4/PWM15	M40
AVSS_34	AP9	IR_M2/GPIO1_C6_d	M41
		I2S0_SCLK_TX/I2C6_SCL_M1/UART3_CTSN/PWM7_IR_	
AVSS_35	AP10	M2/SPI4_CS0_M0/GPIO1_C3_d	M42
AVSS_36	AP11	DDR_CH0_DQ2_B	N1
AVSS 37	AP16	DDR_CH0_DQ13_B	N2
TYPECO_DPO_VDDA_0V85_1	AP18	VSS 178	N3
AVSS_38	AP22	DDR CH0 DQ12 B	N5
SARADC_AVDD_1V8	AP23	DDR_CH0_DQ15_B	N6
VSS_505	AP25	VSS_179	N7
VSS 506	AP27	VSS_180	N9
VDD NPU 9	AP30	VSS 181	N11
AVSS_39	AP31	VSS 182	N12
AVSS 40	AP32	DDR_CH1_PLL_AVSS	N15
VSS_507	AP33	VSS_183	N16
VSS 508	AP34	VSS 184	N17
VSS 509	AP35	VSS 185	N18
VSS_510	AP37	VSS_186	N21
VSS_511	AP38	VSS_187	N22
VSS_512	AP39	VDD_CPU_BIG0_6	N24
VSS_513	AP40	VDD CPU BIG0 7	N25
MIPI_CSI1_D3N	AP41	AVSS 23	N33
MIPI CSI1 D3P	AP42	VSS_188	N34
SDMMC_CLK/PDM1_CLK0_M0/TEST_CLKOUT_M0/MCU_JTAG_T			
MS MO/ UART5 TX MO/GPIO4 D5 d	AR1	OSC_1V8_1	N35
SDMMC_D1/PDM1_SDI2_M0/JTAG_TMS_M1/I2C3_SDA_M4/UA RT2_RX_M1/PWM9_M1/GPIO4_D1_u	AR2	OSC_1V8_2	N36
VSS_514	AR3	PMUIO1_1V8_1	N37
VSS_515	AR4	VSS_189	N38
DDR_CH0_WCK0N_A	AR5	VSS_190	N39
DDR_CH0_WCK0P_A	AR6	VSS_191	N40
AVSS_41	AR9	I2C3_SCL_M0/UART3_TX_M0/SPI4_MOSI_M0/GPIO1_C	N41
		1_z	
AVSS_42	AR16	I2S0_SDI0/GPI01_D4_d	N42
AVSS_43	AR18	DDR_CH0_RESET_B	P1
TYPECO_DPO_VDDA_0V85_2	AR19	VSS_192	P2
AVSS_44	AR20	DDR_CH0_DQ5_B	P3
AVSS_45	AR21	DDR_CH0_DQ4_B	P4
AVSS_46	AR22	DDR_CH0_DQ7_B	P5
TYPECO_DPO_VDDH_1V8	AR23	VSS_193	P6
AVSS_47	AR25	VSS_194	P7
MIPI_D/C_PHY1_VDD	AR27	VSS_195	P8
MIPI_D/C_PHY1_VDD_1V8_1 MIPI_D/C_PHY0_VDD	AR30	VSS_196 DDR CH0 VDDQ 1	P9
MIPI_D/C_PHY0_VDD MIPI_D/C_PHY1_VDD_1V2_1	AR33 AR34	DDR_CH0_VDDQ_1 VSS 197	P10 P12
MIPI_D/C_PHY1_VDD_1V2_1 MIPI_D/C_PHY0_VDD_1V2_2	AR34 AR35	VDD_VDENC_1	P12
GMAC1_PPSTRIG/I2C3_SDA_M1/UART7_TX_M1/SPI1_MISO_M			
GMACI_PPSTRIG/12C3_SDA_M1/UART/_TX_M1/SP11_M1SU_M 1/GPIO3 CO d	AR36	VSS_198	P16
GMAC1 TXD3/SDIO D1 M1/I2S3 SCLK/AUDDSM LN/FSPI D2			
_M2/I2C6_SCL_M4/PWM11_IR_M0/SPI4_MOSI_M1/GPIO3_A1	AR37	VSS_199	P17
_U			1
GMAC1_TXD2/SDIO_D0_M1/I2S3_MCLK/FSPI_D0_M2/I2C6_S	AR38	VSS_200	P18
DA_M4/PWM10_M0/SPI4_MISO_M1/GPIO3_A0_u			
GMAC1_RXD1/I2S2_SCLK_RX_M1/MIPI_CAMERA3_CLK_M1/P	AR39	VSS_201	P19
WM9_M0/GPIO3_B0_u	AR40	VDD_CPU_BIG0_8	P23
VSS_516 VSS_517	AR40 AR41	VSS_202	P23
SDMMC D3/PDM1 SDI0 M0/JTAG TMS M0/I2C8 SDA M0/UA			
RT5_RTSN_M0/PWM10_M1/GPIO4_D3_u	AT1	VSS_203	P26
VSS 518	AT2	VSS 204	P27
DDR_CH0_WCK1N_A	AT3	VSS_205	P28
DDR_CH0_WCK1P_A	AT4	VSS_206	P29
VSS_519	AT5	VSS_207	P30
		VSS_208	P31
	AT6		
VSS_520	AT6 AT7		P32
VSS_520 AVSS_48	AT7	VSS_209	P32 P33
VSS_520 AVSS_48 AVSS_49	AT7 AT8	VSS_209 VSS_210	P33
VSS_520 AVSS_48 AVSS_49 USB20_AVDD_3V3	AT7 AT8 AT10	VSS_209 VSS_210 VSS_211	P33 P34
VSS_520 AVSS_48 AVSS_49 USB20_AVDD_3V3 USB20_DVDD_0V75_1	AT7 AT8 AT10 AT11	VSS_209 VSS_210 VSS_211 PDM0_SDI0_M0/SPI1_CS1_M2/GPI01_D5_d	P33 P34 P38
VSS_520 AVSS_48 AVSS_49 USB20_AVDD_3V3	AT7 AT8 AT10	VSS_209 VSS_210 VSS_211	P33 P34
VSS_520 AVSS_48 AVSS_49 USB20_AVDD_3V3 USB20_DVDD_0V75_1	AT7 AT8 AT10 AT11	VSS_209 VSS_210 VSS_211 PDM0_SDI0_M0/SPI1_CS1_M2/GPI01_D5_d I2S0_LRCK_TX/I2C2_SCL_M3/UART4_RTSN/GPI01_C5_	P33 P34 P38

URBIN AND UNB 2	Dia Nama	D.	Die Neuer	Di-
CIT_PREFYRETI_LID_ENG/25S_SOL_MIRPERSOL_1_BUTTON STRUTYLEZY_SOL_MIRPERSOL_1_BUTTON STRUTYLEZY_SOL_MIRPERSOL_1_BUTTON ATTECO_PRO_UND_UND_UND_UND_UND_UND_UND_UND_UND_UND	Pin Name USB20 AVDD 1V8 2	Pin ΔT14	Pin Name 1250 SD00/12C4 SCL M4/UART4 CTSN/GPIO1 C7 d	Pin P41
STITUTO_SCI_MINIMATE_RESN_MOPPMINI_MISSPID_CSO_ NIT_OPECOL_DRO_UD_CSO_BS_ NIT_OPECOL_DRO_UD_CS_ NIT_OPECOL_DRO_UD_		V174	1230_35000,1204_30L_PH, ORICH_C13N, OF101_C/_U	1-71
ATS 5.09 ATS 5.21 ATS 5.22 ATS 5.23 ATT 5.		AT15	DDR_CH0_A2_B	R1
ATTS: NSS. 213				
AVSS. 51 A720 AVSS. 213 A721 AVSS. 224 A720 AVSS. 224 AVSS. 235 A721 AVSS. 236 AVSS. 237 AVSS. 238				
AVSS. 52 A720 AVSS. 24 A721 AVSS. 25 A722 AVSS. 26 A729 AVSS. 26 A729 AVSS. 26 A729 AVSS. 26 A729 AVSS. 27 AVSS. 28 AVSS. 29				
AVSS. 53 AVSS. 54 AVSS. 56 AVSS. 56 AVSS. 57 AVSS. 57 AVSS. 58 AVSS. 59 AVSS. 59 AVSS. 59 AVSS. 59 AVSS. 59 AVSS. 59 AVSS. 58 AVSS. 59 AVSS. 58 AVSS. 59 AVSS.				
AYSS 54 AYSS 55 AYSS 517 AYSS 518 AYSS				
AVSS. 55 AVSS. 251 AVSS. 252 AVSS. 254 AVSS. 252 AVSS. 254 AVSS. 255 AVSS. 256 AVSS. 257 AVSS. 257 AVSS. 258 AVSS. 259 AVSS. 257 AVSS. 258 AVSS. 258 AVSS. 258 AVSS. 258 AVSS. 258 AVSS. 259 A				
MIPL DIC PHT VREG				
AYSS 56 MIPL DIC PHYO VDD LVB 2 AT30 MIPL DIC PHYO VDG LVB 2 AT31 MIPL AND				
MPIL DIC PHYO WREG			_	
VSS_512 AT36 VSS_218 R25 OMACI_RXDD/SDIG_D2_MIZSJ_LECK/MIDPSM_EP/FSPL_D2 AT36 VDD_CPU_BIGL_1 R26 OMACI_RXDJ/SDIG_D2_MIZSJ_LECK/MIDDSM_EP/FSPL_D2 AT36 VDD_CPU_BIGL_2 R27 OMACI_RXDL/SDIG_DC_MINIPSS_SDIA/MDDGM_RNFSPL_D2 AT36 VDD_CPU_BIGL_3 R28 METAL_RXDL/SDIG_CMC_MINIPSS_SDIA/MDDGM_RNFSPL_D2 AT40 VDD_CPU_BIGL_4 R29 METAL_RXDL_MINIPSM_CS_MINIPSM_AS_J AT40 VDD_CPU_BIGL_4 R29 MIPI_CSIL_DZ AT40 VDD_CPU_BIGL_4 R29 MIPI_CSIL_DZ AT40 VDD_CPU_BIGL_6 R31 MIPI_CSIL_DZ AT41 VDD_CPU_BIGL_6 R31 MIPI_CSIL_DZ AT42 VDD_CPU_BIGL_6 R31 MIPI_CSIL_DZ AT42 VDD_CPU_BIGL_6 R31 MIPI_CSIL_DZ AT42 VDD_CPU_BIGL_6 R31 MIPI_CSIL_DZ AT42 ADD_CPU_BIGL_6 R31 MIPI_CSIL_DZ AT42 ADD_CPU_BIGL_6 R31 MIPI_CSIL_DZ AT42 ADD_CPU_BIGL_6 R31 MIPI_CSIL_DZ	MIPI_D/C_PHY0_VDD_1V8_2	AT30	VDD_CPU_BIG0_9	R23
GMACE, RNDOMPIL, CAMERAZ, CLK, MI/RWINS, MOGPIO3, AZ, MOC, PULBIGE, 1 AT38 VDD_CPU_BIGE, 1 AT39 VDD_CPU_BIGE, 2 AT39 VDD_CPU_BIGE, 2 AT39 VDD_CPU_BIGE, 2 AT39 VDD_CPU_BIGE, 3 AT40 VDD_CPU_BIGE, 5 AT40 VDD_CPU_BIGE, 5 AT40 VDD_CPU_BIGE, 5 AT41 VDD_CPU_BIGE, 7 AT42 VDD_CPU_BIGE, 5 AT44 VDD_CPU_BIGE, 5 AT44 VDD_CPU_BIGE, 6 AT44 VDD_CPU_BIGE, 6 AT44 VDD_CPU_BIGE, 7 AT44 VDD_CPU_BIGE, 7 AT44 VDD_CPU_BIGE, 7 AT45 VDD_CPU_BIGE, 7 AT45 VDD_CPU_BIGE, 7 AT46 VDD_CPU_BIGE, 7 AT47 VDD_CPU_BIGE				
MAIST MAIS		AT36	VSS_218	R25
MONTAIN MIZES LECKANDOS		AT37	VDD CPU BIG1 1	R26
MAY March				
GMACT_IXCLK/SDIO_CDB_MI/I2S3_SDIO_MUDOSM_RM/PSPI_DD		AT38	VDD_CPU_BIG1_2	R27
NEST NUMBER CST MIJ/GPIO3 AS J NEST NUMBER NU				
GMACT_RXDJ/SDIO_D3_M1/JZS3_SDO/AUDDSM_RN/FSPI_D3_AT40		AT39	VDD_CPU_BIG1_3	R28
MPIC CSIL D2P		AT40	VDD CDU BICL 4	D20
MPIP CISIL D2N		A140	VDD_CP0_BIG1_4	R29
SOMMC_CMO/PDM1_CIKI, Mo/MCU_TAG_TCK_MO/UARTS_RX AU1	MIPI_CSI1_D2P	AT41	VDD_CPU_BIG1_5	R30
MOJPUNT IR MIJÓPIOL DAL U MOJ LPU SBIGL No. 12 VSS. 523		AT42	VDD_CPU_BIG1_6	R31
AU2		AU1	VDD CPU BIG1 7	R32
VSS 523				
SSS 524				
USB20_HOST1_REXT			144	
USBDQ_DTGO_REXT	V55_524			
TYPECO_USB2O_OTGO_REXT	USB20_HOST1_REXT	AU6		R38
MOJPWIN M/SPI1 CSO M2/GPI01 D.3 d NS3 MSS 270 T2				
AVSS 57 (AUS VSS 220 (AUS VSS 221 AUS VSS 221 AUS VSS 221 AUS VSS 222 AUS VSS 221 AUS VSS 222 AUS VSS 223 AUS VSS 223 AUS VSS 222 AUS AVSS 59 AUI B DOR CHO VDDQ 3 TI 10 AVSS 60 AUI B DOR CHO VDD 1 TI 12 AVSS 61 AUI B DOR CHO VDD 1 AU2 AVSS 61 AUI B DOR CHO VDD 1 TI 12 AVSS 61 AUI B DOR CHO VDD 1 TI 12 AVSS 61 AUI B DOR CHO VDD 1 TI 12 AVSS 61 AUI B DOR CHO VDD 1 TI 12 AVSS 61 AUI B DOR CHO VDD 1 TI 12 AVSS 61 AUI B DOR CHO VDD 1 TI 12 AVSS 61 AUI B DOR CHO VDD 1 TI 12 AUI B DOR CHO VDD 1 TI 12 AUI B DOR CHO VDD 1 TI 12 AUI DOR CHO VDD 1 TI 13 AUI B DOR CHO VDD 1 TI 14 AUI B DOR CHO VDD 1 TI 14 AUI B DOR CHO VDD 1 TI 15 AUI B DOR CHO VDD 1 TI 15 AUI B DOR CHO VDD 1 TI 16 AUI B DOR CHO VDD 1 TI 16 AUI B DOR CHO VDD 1 TI 17 AUI B DOR CHO VDD 1 TI 18 AUI B DOR CHO VDD 1 TI 19 AUI B DOR CHO VDD 1 TI 10 AUI B DOR CHO VDD 1 AUI B DOR CHO VDD 1 TI 10 TI 10 AUI B DOR CHO VDD 1 TI 10 AUI B DOR CHO VDD 1 AUI B DOR CHO VD	TYPEC0_USB20_OTG0_REXT	AU7		R39
M25P12_MOSI_MI/GPIO4_A5_d	AVSS_57	AU8		T2
MASS 58	CIF_D5/BT1120_D5/I2S1_SDI0_M0/I2C3_SDA_M2/UART3_TX	ALI1E	VCC 221	Т2
AVSS 59 AUSS 59 AUSS 60 AUJ9 DRC CHO VDD 1 T12 AVSS 61 AUSS 60 AUJ9 DRC CHO VDD 1 T13 AVSS 61 AUZ1 DDRC CHO VDD 1 T13 AVSS 61 AUZ1 DDRC CHO VDD 2 T13 AVSS 61 AUZ1 DDRC CHO VDD 2 T15 AVSS 61 AUZ1 DDRC CHO VDD 2 T15 AVSS 62 AUZ2 VDD VDENC 3 T16 AVSS 63 AUZ3 VSS_224 T16 AVSS 63 AUZ4 VSS_25 T17 AVSS 63 AUZ4 VSS_25 T17 AVSS 64 AUZ7 VSS_27 T20 AVSS 65 AUZ8 VSS_226 T18 AVSS 65 AUZ8 VSS_226 T18 AVSS 66 AUZ2 VSS_227 T20 AVSS 65 AUZ2 VSS_228 T21 AVSS 66 AUZ2 VSS_229 T24 AVSS 66 AUZ2 VSS_229 T24 AVSS 67 AUZ3 VSS_27 T20 AVSS 67 AUZ3 VSS_27 T20 AVSS 67 AUZ3 VSS_27 T20 AVSS 67 AUZ9 VSS_229 T24 AVSS 67 AUZ9 VSS_27 T20 AVSS 67 AUZ9 VSS_27 T20 AVSS 67 AUZ9 VSS_229 T24 AVSS 67 AUZ9 VSS_229 T24 AVSS 67 AUZ9 VSS_229 T24 AVSS 67 AUZ9 VSS_230 T25 AUZ9 VSS_231 T36 AUZ4 VSS_231 T37 AVSS 67 AUZ9 VSS_233 T38 AVS 67 AVY				
AVSS 60 AVSS 61 AVSS 62 AVSS 63 AVSS 62 AVSS 63 AVSS 63 AVSS 64 AVSS 63 AVSS 65 AVSS 65 AVSS 65 AVSS 66 AVSS 67 CIF DRIFFICZOX1, 2 CLKREQN, MO/SPID, SCL, MO/S				
AUS1				
MIPI_CAMERAQ_CLK_MO/SPDIF_LTX_MI/J2S1_SD00_M0/SAT				
A2 ACT LED. MO/IZCE_SCL_M3/UART8_RX_M0/SPI0_CSi_M1 FILIZO_D11/UART9_RX_M1/PWM12_M1/SPI3_MISO_M1/GPIO AU23 VSS_224 T16 AVSS_62 AU24 VSS_225 T17 AVSS_63 AU25 AVSS_63 AU27 AVSS_266 AU28 AVSS_65 AU28 AVSS_65 AU28 AVSS_65 AU28 AVSS_66 AU27 AVSS_65 AU28 AVSS_67 CIF_D1/PCIE20X1_2_CLKREQN_M0/HDMI_TXO_SCL_M2/IZC5 AVSS_66 AU29 VSS_228 T21 AVSS_66 AU29 VSS_228 T24 AVSS_66 AU29 VSS_229 T24 CIF_D1/PCIE20X1_2_CLKREQN_M0/HDMI_TXO_SCL_M2/IZC5 AVSS_67 AU30 AVSS_200 T25 AVSS_67 AU30 AVSS_230 T25 AVSS_57 AU30 AVSS_231 T35 C4 u AVSS_525 AU34 VSS_231 T35 C4 u AVSS_525 AU35 VSS_232 T36 AU36 VSS_233 T37 T37 AVSS_525 AU38 AU37 VSS_234 T38 VSS_526 AU38 VSS_236 AU39 VSS_236 AU34 VSS_231 T37 T38 T39 MPIC_CSI1_CLKIP AU41 AU5S_236 T40 MIPI_CSI1_CLKIP AU41 AU5S_236 T40 MIPI_CSI1_CLKIN AU40 AVSS_233 T7 TABEAMACO_FORM_AU40A RTS_CTSN_M0/GPIO4_DQ_u AVSS_529 AVSS_DMMC_D0/PMI_SDI3_M0/JTAG_TCK_M0/I2C8_SCL_M0/UA RTS_CTSN_M0/GPIO4_DQ_u AVSS_529 AVSS_DMMC_D0/PMI_SDI3_M0/JTAG_TCK_M1/I2C3_SCL_M4/UA RTS_CTSN_M0/GPIO4_DQ_u AVSS_529 AVSS_DMMC_D0/PMI_SDI3_M0/JTAG_TCK_M1/I2C3_SCL_M4/UA AVI AVQ_CVSS_232 T7 T7 T7 T7 T7 T7 T7 T7 T7 T		AU21	DDR_CH0_VDD_2	113
GPITOL B1 U		ALIZZ	VDD VDENC 3	T15
BTI120 D11/UART9_RX_M1/PWM12_M1/SPI3_MISO_M1/GPIO		AUZZ	VDD_VDENC_3	113
ABS d			Luca and	
AUSS 63		AU23	VSS_224	116
AVSS 64 AUSS 65 AU28 AVSS 66 AU29 AVSS 66 AU29 AVSS 66 AU29 AVSS 228 T21 AVSS 66 AU29 AU29 AU30 AU30 AU30 AVSS 230 T25 AU30 AVSS 67 AU30 AU31 AU31 AU31 AU31 AU31 AU34 AU35 AU31 AU34 AU35 AU36 AU37 AU37 AU37 AU38 AU38 AU38 AU39 AU39 AU39 AU30 AU30 AU30 AU30 AU31 AU30 AU31 AU31 AU31 AU31 AU31 AU31 AU34 AU35 AU35 AU35 AU36 AU38 AU37 AU38 AU38 AU38 AU38 AU39 AU3	AVSS_62	AU24	VSS_225	T17
AVSS 65	AVSS_63	AU25	VSS_226	T18
AUSP VSS 229 T24				T20
CIF D11/PCIE20X1 2 CLKREQN_MO/HDMI_TX0_SCL_M2/I2C5				
SCL M0/SPI3 MOSI M3/GPI03 C7 u		AU29	VSS_229	T24
AUS1 VDD CPU BIG1 9 T26		AU30	VSS_230	T25
CIF_DB/FSPI_CSON_M2/UART5_TX_M1/SPI3_CSO_M3/GPIO3_		A1121	_	Tac
C4 U			VDD_CPU_BIGI_9	126
VSS 525		AU34	VSS_231	T35
VSS_526		AU35	VSS 232	T36
VSS 527				
MIPI_CSI1_CLK1P				
MIPI_CS11_CLK1N			VSS_235	
SDMMC_D2/PDM1_SDI1_M0/JTAG_TCK_M0/I2C8_SCL_M0/UA			VSS_236	
RT5 CTSN M0/GPI04 D2 u		AU42	XIN_24M	T41
SDMMC_D0/PDM1_SD13_M0/JTAG_TCK_M1/I2C3_SCL_M4/UA AV2		AV1	XOUT 24M	T42
RT2_TX_MI/PWM8_MI/GPI04_D0_u		/\V-	X001_2.111	
RT2_TA_MIT/PWMS_MIT/GPI04_D0_U DDR_CH0_DQS1N_A		AV2	VSS_223	T7
DDR_CH0_DQS1P_A		A1/2		111
VSS 529 AV5 DDR_CH0_DQ0_B U3 USB20_HOST0_DM AV6 DDR_CH0_DQ6_B U4 USB20_HOST1_DP AV7 DDR_CH0_DQ3_B U5 AVSS_68 AV8 VSS_237 U6 AVSS_69 AV9 VSS_238 U7 TYPEC0_USB20_VBUSDET AV10 VSS_239 U8 SARADC_IN2 AV11 DDR_CH0_VDD_3 U12 AVSS_70 AV12 DDR_CH0_VDD_4 U13 SARADC_IN3 AV13 VDD_VDENC_4 U15 AVSS_71 AV14 VSS_240 U16 AVSS_72 AV15 VSS_241 U17 AVSS_73 AV16 VSS_242 U18 CIF_D6/BT1120_D6/I2S1_SDI1_M0/I2C5_SCL_M2/UART3_RX M2/SP12_CLK_M1/GPI04_A6_d AV18 VSS_243 U20 CIF_D0/BT1120_D0/I2S1_MCLK_M0/PCIE20X1_1_CLKREQN_M 1/UART9_RTSN_M1/SPI0_MISO_M1/GPI04_A0_d AV21 VSS_244 U21 AVSS_74 AV21 VSS_245 U22 BT1120_D13/PCIE20X1_2_CLKREQN_M1/HDMI_TX0_SCL_M0/I AV22 VSS_246 U23				
USB20_HOST0_DM				
USB20_HOST1_DP				
AVSS_68 AV8 VSS_237 U6 AVSS_69 AV9 VSS_238 U7 TYPEC0_USB20_VBUSDET AV10 VSS_239 U8 SARADC_IN2 AV11 DDR_CH0_VDD_3 U12 AVSS_70 AV12 DDR_CH0_VDD_4 U13 SARADC_IN3 AV13 VDD_VDENC_4 U15 AVSS_71 AV14 VSS_240 U16 AVSS_72 AV15 VSS_241 U17 AVSS_73 AV16 VSS_242 U18 CIF_D6/BT1120_D6/I2S1_SDI1_M0/I2C5_SCL_M2/UART3_RX_M2/SPI2_CLK_M1/GPI04_A6_d AV16 VSS_243 U20 CIF_D0/BT1120_D0/I2S1_MCIK_M0/PCIE20X1_1_CLKREQN_M1/IJUART9_RTSN_M1/SPI0_MISO_M1/GPI04_A0_d AV19 VSS_244 U21 AVSS_74 AV21 VSS_245 U22 BT1120_D13/PCIE20X1_2_CLKREQN_M1/HDMI_TX0_SCL_M0/I AV22 VSS_246 U23				
AVSS_69 AV9 VSS_238 U7 TYPEC0_USB20_VBUSDET AV10 VSS_239 U8 SARADC_IN2 AV11 DDR_CH0_VDD_3 U12 AVSS_70 AV12 DDR_CH0_VDD_4 U13 SARADC_IN3 AV13 VDD_VDENC_4 U15 AVSS_71 AV14 VSS_240 U16 AVSS_72 AV15 VSS_241 U17 AVSS_73 AV16 VSS_242 U18 CIF_D6/BT1120_D6/I2S1_SDI1_M0/I2C5_SCL_M2/UART3_RX_M2/SPI2_CLK_M1/GPIO4_A6_d AV18 VSS_243 U20 CIF_D0/BT1120_D0/I2S1_MCIK_M0/PCIE20X1_1_CLKREQN_M1/UART9_RTSN_M1/SPI0_MISO_M1/GPIO4_A0_d AV19 VSS_244 U21 AVSS_74 AV21 VSS_245 U22 BT1120_D13/PCIE20X1_2_CLKREQN_M1/HDMI_TX0_SCL_M0/I AV22 VSS_246 U23				
TYPECO_USB20_VBUSDET AV10 VSS_239 U8 SARADC_IN2 AV11 DDR_CH0_VDD_3 U12 AVSS_70 AV12 DDR_CH0_VDD_4 U13 SARADC_IN3 AV13 VDP_VDENC_4 U15 AVSS_71 AV14 VSS_240 U16 AVSS_72 AV15 VSS_241 U17 AVSS_73 AV16 VSS_242 U18 CIF_D6/BT1120_D6/I2S1_SDI1_M0/I2C5_SCL_M2/UART3_RX_M2/SPI2_CLK_M1/GPIO4_A6_d AV18 VSS_243 U20 CIF_D0/BT1120_D0/I2S1_MCLK_M0/PCIE20X1_1_CLKREQN_M1/UART9_RTSN_M1/SPI0_MISO_M1/GPIO4_A0_d AV19 VSS_244 U21 AVSS_74 AV21 VSS_245 U22 BT1120_D13/PCIE20X1_2_CLKREQN_M1/HDMI_TX0_SCL_M0/I AV22 VSS_246 U23				
AVSS_70 AV12 DDR_CH0_VDD_4 U13 SARADC_IN3 AV13 VDD_VDENC_4 U15 AVSS_71 AV14 VSS_240 U16 AVSS_72 AV15 AV5S_73 AV16 CIF_D6/BT1120_D6/I2S1_SDI1_M0/I2C5_SCL_M2/UART3_RX M2/SPI2 CLK M1/GPI04_A6_d CIF_D0/BT1120_D0/I2S1_MCLK_M0/PCIE20X1_1_CLKREQN_M 1/UART9_RTSN_M1/SPI0_MISO_M1/GPI04_A0_d AV5S_74 AV10 AV11 AV21 AV21 AV22 VSS_246 U13 U13 U13 U14 U15 U15 U17 U17 U18 U19 U20 U21 U21 U21				
SARADC_IN3 AV13 VDD_VDENC_4 U15 AVSS_71 AV14 VSS_240 U16 AVSS_72 AV15 VSS_241 U17 AVSS_73 AV16 VSS_242 U18 CIF_D6/BT1120_D6/I2S1_SDI1_M0/I2C5_SCL_M2/UART3_RX_M2/SPI2_CLK_M1/GPI04_A6_d AV18 VSS_243 U20 CIF_D0/BT1120_D0/I2S1_MCLK_M0/PCIE20X1_1_CLKREQN_M1/UART9_RTSN_M1/SPI0_MISO_M1/GPI04_A0_d AV19 VSS_244 U21 AVSS_74 AV21 VSS_245 U22 BT1120_D13/PCIE20X1_2_CLKREQN_M1/HDMI_TX0_SCL_M0/I AV22 VSS_246 U23				
AVSS_71 AV14 VSS_240 U16 AVSS_72 AV15 VSS_241 U17 AVSS_73 AV16 VSS_242 U18 CIF_D6/BT1120_D6/I2S1_SDI1_M0/I2C5_SCL_M2/UART3_RX_M2/SPI2_CLK_M1/GPI04_A6_d AV18 VSS_243 U20 CIF_D0/BT1120_D0/I2S1_MCIK_M0/PCIE20X1_1_CLKREQN_M1/JUART9_RTSN_M1/SPI0_MISO_M1/GPI04_A0_d AV19 VSS_244 U21 AVSS_74 AV21 VSS_245 U22 BT1120_D13/PCIE20X1_2_CLKREQN_M1/HDMI_TX0_SCL_M0/I AV22 VSS_246 U23				
AVSS_72 AV15 VSS_241 U17 AVSS_73 AV16 VSS_242 U18 CIF_D6/BT1120_D6/I2S1_SDI1_M0/I2C5_SCL_M2/UART3_RX_M2/SPI2_CLK_M1/GPI04_A6_d AV18 VSS_243 U20 CIF_D0/BT1120_D0/I2S1_MCK_M0/PCIE20X1_1_CLKREQN_M1/UART9_RTSN_M1/SPI0_MISO_M1/GPI04_A0_d AV19 VSS_244 U21 AVSS_74 AV21 VSS_245 U22 BT1120_D13/PCIE20X1_2_CLKREQN_M1/HDMI_TX0_SCL_M0/I AV22 VSS_246 U23				
AV16 VSS_242 U18 CIF_D6/BT1120_D6/I2S1_SDI1_M0/I2C5_SCL_M2/UART3_RX				
CIF_D6/BT1120_D6/I2S1_SDI1_M0/I2C5_SCL_M2/UART3_RX				
_M2/SPI2_CLK_M1/GPI04_A6_d		AV16	VS5_242	U18
MZSP12_CLR_MI/GP104_A6_U		AV18	VSS_243	U20
1/UART9_RTSN_M1/SPI0_MISO_M1/GPI04_A0_d AV21 VSS_245 U22 BT1120_D13/PCIE20X1_2_CLKREQN_M1/HDMI_TX0_SCL_M0/I AV22 VSS_246 U23				+
AVSS_74 AV21 VSS_245 U22 BT1120_D13/PCIE20X1_2_CLKREQN_M1/HDMI_TX0_SCL_M0/I AV22 VSS_246 U23		AV19	VSS_244	U21
BT1120_D13/PCIE20X1_2_CLKREQN_M1/HDMI_TX0_SCL_M0/I		AV21	VSS 245	U22
		AVZZ	v33_240	023

Pin Name	Pin	Pin Name	Pin
CIF_VSYNC/BT1120_D9/I2S1_SD02_M0/PCIE20X1_2_BUTTON			
_RSTN/I2C7_SDA_M3/UART8_CTSN_M0/PWM15_IR_M1/GPIO4	AV23	VSS_247	U24
_B3_u		1/00 0 10	
AVSS_75	AV25	VSS_248	U25
CIF_D2/BT1120_D2/I2S1_LRCK_TX_M0/PCIE20X1_1_PERSTN M1/SPI0 CLK M1/GPI04 A2 d	AV26	VDD_CPU_BIG1_10	U26
CIF CLKOUT/BT1120 D10/I2S1 SD03 M0/DP0 HPDIN M0/SP		I2SO SCLK RX/PDM0 CLK1 M0/I2C2 SDA M3/PWM11	
DIFO_TX_M1/UART9_TX_M1/PWM11_IR_M1/GPIO4_B4_u	AV27	IR_M2/SPI4_CS1_M0/GPIO1_C4_d	U35
DIFU_TX_MI/UART9_TX_MI/PWMII_IR_MI/GPIU4_B4_U		I2SO MCLK/I2C6 SDA M1/UART3 RTSN/PWM3 IR M2/	
AVSS_76	AV29	SPI4_CLK_M0/GPIO1_C2_d	U36
		I2S0_SD01/I2C7_SCL_M0/UART6_TX_M2/SPI1_MISO_	
CIF_D10/SPI3_MISO_M3/GPIO3_C6_u	AV30	M2/GPIO1 D0 d	U37
HDMI_TX0_HPD_M1/MCU_JTAG_TCK_M1/UART9_RX_M2/SPI0		I2S0_SD02/I2S0_SDI3/PDM0_SDI1_M0/I2C7_SDA_M0/	
CS0 M3/GPIO3 D4 d	AV31	UART6_RX_M2/SPI1_MOSI_M2/GPI01_D1_d	U38
AVSS 77	AV32	VSS 249	U39
AVSS 78	AV33	VSS_250	U40
CIF_D9/FSPI_CS1N_M2/UART5_RX_M1/SPI3_CS1_M3/GPIO3_			
C5_u	AV34	VSS_251	U41
GMAC1_TXD1/I2S2_MCLK_M1/UART2_CTSN/GPIO3_B4_u	AV35	DDR_CH0_CKB_B	V1
VSS_530	AV36	DDR_CH0_CK_B	V2
ETH1_REFCLKO_25M/MIPI_CAMERA1_CLK_M1/I2C4_SCL_M0/	41/27	VCC 3F3	V2
GPIO3_A6_d	AV37	VSS_252	V3
GMAC1_RXCLK/SDIO_CLK_M1/MIPI_CAMERAO_CLK_M1/FSPI_	AV38	DDR_CH0_DM0_B	V5
CLK_M2/I2C4_SDA_M0/UART8_CTSN_M1/GPIO3_A5_d	AV30	DDK_CH0_DH0_B	VJ
GMAC1_RXDV_CRS/I2S2_LRCK_RX_M1/MIPI_CAMERA4_CLK_	AV39	VSS_253	V6
M1/UART2_TX_M2/PWM2_M1/GPIO3_B1_d	A433	100_200	VO
GMAC1_MDC/MIPI_TE0/I2C8_SCL_M4/UART7_RTSN_M1/PWM	AV40	VSS_254	V7
14_M0/SPI1_CS0_M1/GPIO3_C2_d			
VSS_531	AV41	VSS_255	V8
VSS_532	AW3	DDR_CH0_VDDQ_4	V10
VSS_533	AW4	DDR_CH0_VDD_MIF_1	V12
USB20_HOST0_REXT	AW5	DDR_CH0_VDD_MIF_2	V13
USB20_HOST0_DP	AW6	DDR_CH0_VDD_MIF_3	V14
USB20_HOST1_DM	AW7	VSS_256	V16
AVSS_79	AW8	VSS_257	V17
AVSS_80	AW9	VSS_258	V19
TYPECO_USB20_OTG_ID	AW10	VSS_259	V23
TYPECO_DPO_REXT	AW11	VSS_260	V24
AVSS_81	AW12	VSS_261	V25
SARADC_IN5	AW13	VDD_CPU_BIG1_MEM_1	V26
AVSS_82	AW14	VDD_CPU_BIG1_MEM_2	V27
SARADC_IN0_BOOT	AW15	VDD_CPU_BIG1_MEM_3	V28
AVSS_83	AW16	VDD_CPU_BIG1_MEM_4	V29
AVSS_84	AW17	VSS_262	V30
CIF_D1/BT1120_D1/I2S1_SCLK_TX_M0/PCIE20X1_1_WAKEN_	AW18	VSS_263	V31
M1/UART9_CTSN_M1/SPI0_MOSI_M1/GPI04_A1_d CIF_D4/BT1120_D4/I2S1_LRCK_RX_M0/I2C3_SCL_M2/UART0			
_RX_M2/SPI2_MISO_M1/GPIO4_A4_d	AW19	VSS_264	V32
AVSS_85	AW21	VSS 265	V33
BT1120 D12/SATAO ACT LED M0/I2C5 SCL M1/PWM13 M1/		V33_203	V 3 3
SPI3_MOSI_M1/GPIO4_B6_d	AW22	VSS_266	V34
BT1120 D14/PCIE20X1 2 WAKEN M1/HDMI TX0 SDA M0/I2			
C8_SCL_M3/SPI3_CS0_M1/GPI04_C0_u	AW23	PMUIO2_1	V35
AVSS 86	AW25	PMUIO2 2	V36
CIF_D7/BT1120_D7/I2S1_SDI2_M0/I2C5_SDA_M2/SPI2_CS0_			
M1/GPIO4_A7_d	AW26	PMUIO2_1V8_1	V37
CIF_CLKIN/BT1120_CLKOUT/I2S1_SDI3_M0/I2C6_SDA_M3/U	414/27	VCC 267	V/20
ART8_TX_M0/SPI2_CS1_M1/GPIO4_B0_d	AW27	VSS_267	V38
AVSS_87	AW28	VSS_268	V39
AVSS_88	AW29	VSS_269	V40
MCU_JTAG_TMS_M1/UART9_TX_M2/PWM11_IR_M3/SPI0_CS1	AW30	TVSS	V41
_M3/GPIO3_D5_d	MVVJU	1 4 3 3	ν+T
CIF_D12/PCIE20X1_2_WAKEN_M0/HDMI_TX0_SDA_M2/I2C5_			
SDA_M0/UART4_RX_M1/PWM8_M2/SPI3_CLK_M3/GPIO3_D0_	AW31	NPOR	V42
U VICE CO		1400.070	146
AVSS_89	AW32	VSS_270	W2
AVSS_90	AW33	VSS_271	W5
GMAC1_TXER/I2S2_SDI_M1/UART2_RX_M2/PWM3_IR_M1/GPI	AW34	VSS_272	W7
O3_B2_d			
GMAC1_TXD0/I2S2_SD0_M1/UART2_RTSN/GPIO3_B3_u	AW35	VSS_273	W8
AVSS 91	AW36	VSS_274	W9
GMAC1_MCLKINOUT/I2S2_LRCK_TX_M1/UART3_RX_M1/PWM1	AW37	DDR_CH0_VDDQ_5	W10
3_M0/GPIO3_B6_d GMAC1_PPSCLK/UART7_RX_M1/SPI1_CLK_M1/GPIO3_C1_d	AW38	VDD_VDENC_5	\\/1 <i>C</i>
GMAC1_MDIO/MIPI_TE1/I2C8_SDA_M4/UART7_CTSN_M1/PW			W16
M15_IR_M0/SPI1_CS1_M1/GPIO3_C3_d	AW39	VDD_VDENC_MEM_1	W17
AVSS_92	AW40	VSS 275	W18
MIPI_CSI0_D3P	AW40 AW41	VSS_276	W16 W19
MIPI_CSIO_D3P	AW41 AW42	VSS 277	W19 W22
HDMI_TX0_SBDN/EDP_TX0_AUXN	AV42 AY1	VSS_278	W22 W23
AVSS_93	AY2	VSS_279	W23 W24
HDMI/eDP_TX0_REXT	AY3	VSS 280	W24 W26
AVSS_94	AY4	VDD_LOGIC_3	W20 W33
AVSS 95	AY5	REFCLK_OUT/GPIO0_A0_d	W33
AVSS_96	AY7	SPI2_MOSI_M2/I2C0_SDA_M0/GPIO0_A6_z	W39
		SPI2_MOSI_M2/I2C0_SDA_M0/GF100_A0_2 SPI2_CS0_M2/I2C1_SDA_M1/PWM5_M0/UART0_TX_M1/	
AVSS_97	AY8	GPIO0_B1_z	W40
TYPEC0_USB20_OTG_DM	AY10	PMIC_SLEEP1/GPIO0_A2_d	W41
TYPECO_USB2O_OTG_DP	AY11	PMIC_INT_L/GPIO0_A7_u	W42

Pin Name	Pin	Pin Name	Pin
AVSS_99	AY12	DDR_CH0_A4_A	Y1
SARADC_IN1	AY13	DDR_CH0_LP4/4X_CS0_A	Y2
AVSS_100	AY14	VSS_281	Y3
SARADC_IN4	AY15	VSS_282	Y4
AVSS_101	AY16	VSS_283	Y5
AVSS_102	AY17	VSS_284	Y6
AVSS_103	AY18	DDR_CH0_VDDQ_6	Y10
CIF_D3/BT1120_D3/I2S1_SCLK_RX_M0/UART0_TX_M2/GPIO4 _A3_d	AY19	VSS_285	Y11
AVSS_104	AY21	DDR_CH0_PLL_AVDD1V8	Y14
AVSS_105	AY22	VDD_VDENC_MEM_2	Y17
AVSS_106	AY23	VSS_286	Y18
AVSS_107	AY25	VSS_287	Y19
BT1120_D15/SPDIF1_TX_M2/PCIE20X1_2_PERSTN_M1/HDMI_ TX0_CEC_M0/I2C8_SDA_M3/PWM6_M1/SPI3_CS1_M1/GPIO4_ C1_d	AY26	VSS_288	Y22
CIF_D13/PCIE20X1_2_PERSTN_M0/UART4_TX_M1/PWM9_M2/ SPI0_MISO_M3/GPIO3_D1_d	AY27	VSS_289	Y23
AVSS_108	AY28	VSS_290	Y24
AVSS_109	AY29	PLL_DVDD0V75	Y26
CIF_D14/I2C7_SCL_M2/UART9_RTSN_M2/SPI0_MOSI_M3/GPI O3_D2_d	AY30	VSS_291	Y28
CIF_D15/I2C7_SDA_M2/UART9_CTSN_M2/PWM10_M2/SPI0_C LK_M3/GPIO3_D3_d	AY31	VSS_292	Y29
AVSS_110	AY32	VSS_293	Y30
AVSS_111	AY33	VSS_294	Y31
GMAC1_PTP_REF_CLK/I2C3_SCL_M1/SPI1_MOSI_M1/GPIO3_B 7_d	AY34	VSS_295	Y32
GMAC1_TXEN/I2S2_SCLK_TX_M1/UART3_TX_M1/PWM12_M0/ GPIO3 B5 u	AY35	VDD_LOGIC_4	Y33
AVSS_112	AY36	PMUIO2_1V8_2	Y37
AVSS_113	AY37	SPI2_MISO_M2/I2C0_SCL_M0/GPIO0_B3_z	Y38
AVSS_114	AY39	SPI2_CLK_M2/SDMMC_PWREN/PMU_DEBUG/GPIO0_A5_ d	Y39
MIPI_CSI0_D1N	AY40	EMMC_D1/FSPI_D1_M0/GPIO2_D1_u	Y40
AVSS_115	AY41	EMMC_D0/FSPI_D0_M0/GPIO2_D0_u	Y41
MIPI_CSI0_D2P	AY42		

Chapter 3 Electrical Specification

3.1 Absolute Ratings

The below table provides the absolute ratings.

Absolute maximum or minimum ratings specify the values beyond which the device may be damaged permanently. Long-term exposure to absolute maximum ratings conditions may affect device reliability.

Table 3-1 Absolute ratings

Parameters	Related Power Group	Min	Max	Unit
r arameters	VDD_CPU_BIG0		Tiux	O.I.I.C
Supply voltage for CPU	VDD_CPU_BIG1 VDD_CPU_LIT	-0.3	1.1	V
Supply voltage for CPU memory	VDD_CPU_BIGO_MEM VDD_CPU_BIG1_MEM VDD_CPU_LIT_MEM	-0.3	1.1	V
Supply voltage for GPU	VDD_GPU	-0.3	1.1	V
Supply voltage for GPU memory	VDD_GPU_MEM	-0.3	1.1	V
Supply voltage for NPU	VDD_NPU	-0.3	1.1	V
Supply voltage for NPU memory	VDD_NPU_MEM	-0.3	1.1	V
Supply voltage for VCODEC	VDD_VDENC	-0.3	0.95	V
Supply voltage for VCODEC memory	VDD_VDENC_MEM	-0.3	0.95	V
Supply voltage for core logic	VDD_LOGIC	-0.3	0.95	V
0.75V supply voltage	PMU_0V75 PLL_DVDD0V75 USB20_DVDD_0V75 HDMI/eDP_TX0_VDD_0V75 HDMI/eDP_TX0_AVDD_0V75 MIPI_CSI0_AVCC0V75 OTP_VDDOTP_0V75	-0.3	0.95	V
0.85V supply voltage	DDR_CH0_VDD DDR_CH0_VDD_MIF DDR_CH0_PLL_DVDD DDR_CH1_VDD DDR_CH1_VDD_MIF DDR_CH1_PLL_DVDD TYPEC0_DP0_VDD_0V85 TYPEC0_DP0_VDDA_0V85 MIPI_D/C_PHY0_VDD MIPI_D/C_PHY1_VDD PCIE20_SATA30_USB30_2_AVDD_0V85	-0.3	1.00	V
1.2V supply voltage	MIPI_D/C_PHY_VDD_1V2	-0.3	1.35	V
1.8V supply voltage	DDR_CHO_PLL_AVDD1V8 DDR_CH1_PLL_AVDD1V8 PLL_AVDD1V8 USB20_AVDD_1V8 TYPEC0_DP0_VDDH_1V8 HDMI/eDP_TX0_VDD_CMN_1V8 HDMI/eDP_TX0_VDD_IO_1V8 MIPI_CSI0_AVCC1V8 MIPI_D/C_PHY_VDD_1V8 PCIE20_SATA30_0_AVDD_1V8 PCIE20_SATA30_USB30_2_AVDD_1V8 SARADC_AVDD_1V8 OSC_1V8	-0.5	1.98	V
3.3V supply voltage	USB20_AVDD_3V3	-0.5	3.63	V
1.8V only GPIO supply voltage	PMUIO1_1V8 EMMCIO_1V8 VCCIO1_1V8	-0.5	1.98	V
1.8V/3.3V GPIO supply voltage	PMUIO2_1V8 VCCIO2_1V8 VCCIO4_1V8 VCCIO5_1V8 VCCIO6_1V8	-0.5	3.63	V
Supply voltage for DDR IO (LPDDR4/4X 0.6V; LPDDR5 0.5V)	DDR_CH0_VDDQ DDR_CH0_VDDQ_CK DDR_CH1_VDDQ	-0.3	0.7	٧

Parameters	Related Power Group	Min	Max	Unit
	DDR_CH1_VDDQ_CK			
Supply voltage for DDR IO (LPDDR4/4X 1.1V; LPDDR5 1.05V)	DDR_CH0_VDDQ_CKE DDR_CH1_VDDQ_CKE	-0.3	1.25	V
Storage Temperature	Tstg	-40	125	°C
Max Conjunction Temperature	Tj	NA	125	℃

3.2 Recommended Operating ConditionsThe following table describes the recommended operating conditions.

Table 3-2 Recommended operating conditions

Parameters	Symbol	Min	Тур	Max	Unit
Voltage for CPU BigCore 0	VDD_CPU_BIG0	0.55	0.75	1.05	V
Voltage for CPU BigCore 0 Memory	VDD_CPU_BIG0_MEM	0.675	0.75	1.05	V
Voltage for CPU BigCore 1	VDD_CPU_BIG1	0.55	0.75	1.05	V
Voltage for CPU BigCore 1 Memory	VDD_CPU_BIG1_MEM	0.675	0.75	1.05	V
Voltage for CPU LitCore and DSU	VDD_CPU_LIT	0.55	0.75	0.95	V
Voltage for CPU LitCore and DSU Memory	VDD_CPU_LIT_MEM	0.675	0.75	0.95	V
Voltage for GPU	VDD_GPU	0.55	0.75	0.95	V
Voltage for GPU Memory	VDD_GPU_MEM	0.675	0.75	0.95	V
Voltage for NPU	VDD_NPU	0.55	0.75	0.95	V
Voltage for NPU Memory	VDD_NPU_MEM	0.675	0.75	0.95	V
Voltage for VCODEC	VDD_VDENC	0.675	0.75	0.825	V
Voltage for VCODEC Memory	VDD_VDENC_MEM	0.675	0.75	0.825	V
Voltage for Logic	VDD_LOGIC	0.675	0.75	0.825	V
Voltage for PMU	PMU_0V75	0.675	0.75	0.825	V
Digital GPIO Power (1.8V only)	PMUIO1_1V8, VCCIO1_1V8	1.65	1.8	1.95	V
Digital GPIO Power (3.3V/1.8V)	PMUIO2_1V8, VCCIO2_1V8, VCCIO4_1V8, VCCIO5_1V8, VCCIO6_1V8	2.7 1.65	3.3 1.8	3.6 1.95	V
eMMC IO Power (1.8V)	EMMCIO_1V8	1.65	1.8	1.95	V
DDR CH0 Logic power(0.85V)	DDR_CH0_VDD, DDR_CH0_VDD_MIF, DDR_CH1_VDD, DDR_CH1_VDD_MIF	0.675	0.85	0.935	V
DDR CH0_PLL power(0.85V)	DDR_CH0_PLL_DVDD, DDR_CH1_PLL_DVDD	0.675	0.75	0.8925	V
DDR CH0_PLL power(1.8V)	DDR_CH0_PLL_AVDD1V8, DDR_CH1_PLL_AVDD1V8	1.62	1.8	1.98	V
LPDDR4 IO VDDQ power	DDR_CH0_VDDQ, DDR_CH0_VDDQ_CK,	0.57	0.6	0.63	V
LPDDR4 Retention IO VDDQ Power	DDR_CH0_VDDQ_CKE, DDR_CH1_VDDQ_CKE	1.045	1.1	1.155	V
LPDDR5 IO VDDQ power	DDR_CH0_VDDQ, DDR_CH0_VDDQ_CK,	0.475	0.5	0.525	V
LPDDR5 Retention IO VDDQ Power	DDR_CH0_VDDQ_CKE, DDR_CH1_VDDQ_CKE	1.0	1.05	1.1	V
PLL Analog Power(0.75V)	PLL_DVDD0V75	0.675	0.75	0.8925	V
PLL Analog Power(1.8V)	PLL_AVDD1V8	1.62	1.8	1.98	V
USB 2.0 Analog Power (0.75V)	USB20_DVDD_0V75	0.6975	0.75	0.825	V
USB 2.0 Analog Power (1.8V)	USB20_AVDD_1V8	1.674	1.8	1.98	V
USB 2.0 Analog Power (3.3V)	USB20_AVDD_3V3	3.069	3.3	3.63	V
USB & DP Analog Power (0.85V)	TYPEC0_DP0_VDD_0V85, TYPEC0_DP0_VDDA_0V85	0.8075	0.85	0.8925	V
USB & DP Analog Power (1.8V)	TYPEC0_DP0_VDDH_1V8	1.71	1.8	1.89	V

Parameters	Symbol	Min	Тур	Max	Unit
Combo PIPE PHY Analog Power(0.9V)	PCIE20_SATA30_0_AVDD_0V85, PCIE20_SATA30_USB30_2_AVDD_0V85	0.8	0.85	0.935	V
Combo PIPE PHY Analog Power(1.8V)	PCIE20_SATA30_0_AVDD_1V8, PCIE20_SATA30_USB30_2_AVDD_1V8	1.62	1.8	1.98	V
MIPI CSI DPHY Analog Power(0.75V)	MIPI_CSI0_AVCC0V75	0.675	0.75	0.825	>
MIPI CSI DPHY Analog Power(1.8V)	MIPI_CSI0_AVCC1V8	1.62	1.8	1.98	>
MIPI DCPHY Analog Power (0.85V)	MIPI_D/C_PHY_VDD, MIPI_D/C_PHY1_VDD	0.7125	0.85	0.8925	٧
MIPI DCPHY Analog Power (1.2V)	MIPI_D/C_PHY_VDD_1V2	1.14	1.2	1.26	٧
MIPI DCPHY Analog Power (1.8V)	MIPI_D/C_PHY_VDD_1V8	1.71	1.8	1.89	٧
HDMI/eDP TX Digital Power (0.75V)	HDMI/eDP_TX0_VDD_0V75	0.675	0.75	0.85	>
HDMI/eDP TX Analog Power (0.75V)	HDMI/eDP_TX0_AVDD_0V75	0.675	0.75	0.85	٧
HDMI/eDP TX Analog Power (1.8V)	HDMI/eDP_TX0_VDD_CMN_1V8	1.62	1.8	1.98	٧
HDMI/eDP TX Analog Power (1.8V)	HDMI/eDP_TX0_VDD_IO_1V8	1.62	1.8	1.98	V
SARADC Analog Power(1.8V)	SARADC_AVDD_1V8	1.62	1.8	1.98	V
OTP Analog Power(0.75V)	OTP_VDDOTP_0V75	0.675	0.75	0.825	V
OSC Analog Power(1.8V)	OSC_1V8	1.65	1.8	1.95	V
OSC input clock frequency		NA	24	NA	MHz
Max CPU frequency		NA	NA	2.2-2.4	GHz
Max GPU frequency		NA	NA	1000	MHz
Max NPU frequency		NA	NA	1000	MHz
Ambient Operating Temperature	Та	-20	NA	85	°C

3.3 DC Characteristics

Table 3-3 DC Characteristics

	Parameters	Symbol	Min	Тур	Max	Unit
	Input Low Voltage	V _{IL}	VSS	NA	0.3*VDDO	V
	Input High Voltage	V _{IH}	0.7*VDDO	NA	VDDO	V
Digital	Output Low Voltage	VoL	VSS	NA	0.25*DVDD	V
3.3V/1.8V GPIO @3.3V	Output High Voltage	V _{OH}	0.75*DVDD	NA	DVDD	V
	Pullup Resistor	R _{RPU}	10	NA	100	Kohm
	Pulldown Resistor	R _{RPD}	10	NA	100	Kohm
	Input Low Voltage	V _{IL}	VSS	NA	0.3*VDDO	V
	Input High Voltage	V_{IH}	0.7*VDDO	NA	VDDO	V
Digital 3.3V/1.8V GPIO	Output Low Voltage	VoL	VSS	NA	0.25*DVDD	V
@1.8V	Output High Voltage	Vон	0.75*DVDD	NA	DVDD	V
	Pullup Resistor	R _{RPU}	10	NA	50	Kohm
	Pulldown Resistor	R _{RPD}	10	NA	50	Kohm
	Input Low Voltage	V _{IL}	VSS	NA	0.3*VDDO	V
	Input High Voltage	V_{IH}	0.7*VDDO	NA	VDDO	V
Digital 1.8V only GPIO	Output Low Voltage	VoL	VSS	NA	0.25*DVDD	V
@1.8V	Output High Voltage	V _{OH}	0.75*DVDD	NA	DVDD	V
	Pullup Resistor	R _{RPU}	10	NA	50	Kohm
	Pulldown Resistor	R _{RPD}	10	NA	50	Kohm
	Input Low Voltage	V _{IL}	VSS	NA	0.35*DVDD	V
	Input High Voltage	V _{IH}	0.65*DVDD	NA	DVDD	V
eMMC IO	Output Low Voltage	V _{OL}	VSS	NA	0.45	V
@1.8V	Output High Voltage	V _{OH}	DVDD-0.45	NA	DVDD	V
	Pullup Resistor	R _{RPU}	10	NA	50	Kohm
	Pulldown Resistor	R _{RPD}	10	NA	50	Kohm

	Parameters	Symbol	Min	Тур	Max	Unit
	Input Low Voltage	V _{IL}	NA	NA	Vref-0.14	V
	Input High Voltage	V _{IH}	Vref+0.14	NA	NA	V
	Output Log Voltage	V _{OL}	NA	NA	0.2	V
DDR IO	Output High Voltage	V _{OH}	0.25	NA	NA	V
	Input Low Current	I _{IL}	-100/-500	NA	100/500	Room/Hot uA
	Input High Current	I _{IH}	-100/-500	NA	100/500	Room/Hot uA

Note: VDDO and DVDD are both IO power Supply

3.4 Electrical Characteristics for General IO

Table 3-4 Electrical Characteristics for Digital General IO

I	Parameters	Symbol	Test condition	Min	Тур	Max	Unit
	Input leakage current	${ m I}_{\sf PAD}$	DVDD=Max, V _{PAD} =0V or DVDD	-10	NA	10	uA
Digital 3.3V/1.8V GPIO	Input Hysteresis for Schmitt Trigger Operation	V _H		0.08* VDDO	NA	NA	V
@3.3V	Input pullup resistor current	\mathbf{I}_{RPU}	$V_{PAD} = 0V$	-20	NA	-180	uA
	Input pulldown resistor current	${ m I}_{\sf RPD}$	V _{PAD} = VDDO	20	NA	180	uA
	Input leakage current	${ m I}_{\sf PAD}$	DVDD=Max, V _{PAD} =0V or DVDD	-10	NA 10		uA
Digital 3.3V/1.8V GPIO	Input Hysteresis for Schmitt Trigger Operation	Vн		0.1* VDDO	NA	NA	V
@1.8V	Input pullup resistor current	\mathbf{I}_{RPU}	$V_{PAD} = 0V$	-20	NA	-180	uA
	Input pulldown resistor current	${ m I}_{\sf RPD}$	V _{PAD} = VDDO	20	NA	10 NA -180 NA -180 NA -180 NA -180 NA -170 NA	uA
	Input leakage current	I _{PAD}	DVDD=Max, V _{PAD} =0V or DVDD	-10	NA 10	uA	
Digital 1.8V only GPIO	Input Hysteresis for Schmitt Trigger Operation	V _H		0.1* VDDO	NA	NA	V
@1.8V	Input pullup resistor current	\mathbf{I}_{RPU}	$V_{PAD} = 0V$	-20	NA	-170	uA
	Input pulldown resistor current	${ m I}_{ m RPD}$	V _{PAD} = VDDO	20	NA	170	uA
	Input leakage current	${ m I}_{\sf PAD}$	DVDD=Max, V _{PAD} =0V or DVDD	-10	NA	10	uA
eMMC IO	Input Hysteresis for Schmitt Trigger Operation	V _H		0.1* DVDD	NA	NA	V
@1.8V	Input pullup resistor current	${ m I}_{\sf RPU}$	$V_{PAD} = 0V$	-20	NA	-170	uA
	Input pulldown resistor current	${ m I}_{\sf RPD}$	V _{PAD} = VDDO	20	NA	170	uA

Note: VDDO and DVDD are both IO power Supply

3.5 Electrical Characteristics for PLL

Table 3-5 Electrical Characteristics for INT PLL

Parameters	Symbol	Test condition	Min	Тур	Max	Unit		
Input clock frequency	F_{FIN}		4.5	-	300	MHz		
Reference frequency(F _{FIN} /p)	F _{FREE}		4.5	7	12	MHz		
Frequency of PLL's output	F _{FOUT}		35.2	-	4500	MHz		
Frequency of VCO's output	F _{FVCO}		2250	-	4500	MHz		
Lock time	T _{LT}	Measured at all F_{FIN} and F_{FOUT} range. RESETB=High	-	-	150	Cycles		

Table 3-6 Electrical Characteristics for FRAC PLL

Parameters	Symbol	Test condition	Min	Тур	Max	Unit
Input clock frequency	F _{FIN}		6	-	300	MHz
Reference frequency(F _{FIN} /p)	F _{FREE}		6	20	30	MHz
Frequency of PLL's output	F _{FOUT}		35.2	-	4500	MHz

Parameters	Symbol	Test condition	Min	Тур	Max	Unit
Frequency of VCO's output	F _{FVCO}		2250	-	4500	MHz
Lock time	T _{LT}	Measured at all F _{FIN} and F _{FOUT} range. RESETB=High	-	-	500	Cycles

Table 3-7 Electrical Characteristics for DDR PLL

Parameters	Symbol	Test condition	Min	Тур	Max	Unit
Input clock frequency	F _{FIN}		6	1	300	MHz
Reference frequency(F _{FIN} /p)	F _{FREE}		6	20	30	MHz
Frequency of PLL's output	F _{FOUT}		51.6	ı	6600	MHz
Frequency of VCO's output	F _{FVCO}		3300	-	6600	MHz
Lock time	T _{LT}	Measured at all F_{FIN} and F_{FOUT} range. RESETB=High	-	ı	500	Cycles

Notes:

① p is the input divider value

3.6 Electrical Characteristics for PCIe2/SATA Interface

Table 3-8 Electrical Characteristics for PCIe2/SATA Interface

Parameters	Symbol	Min	Тур	Max	Unit
Transmitter					
Differential Peak-Peak TX Output Voltage Swing	V _{TX_DIFF_PP}	800	1000	1200	mV
Differential Peak-Peak Low Power TX Output Voltage Swing	V _{TX_DIFF_PP_LOW}	400	NA	1200	mV
The output impedance	R _{TX_DIFF_DC}	80	100	120	ohm
Single Ended Output Resistance Matching	R _{TX_DC_OFFSET}	NA	NA	5	%
Transmitter output common mode voltage	V _{TX_DC_CM}	400	NA	800	mV
Maximum mismatch between TXP and TXM for both time and amp	V _{TX_CM_AC_PP_ACTIVE}	NA	NA	50	mV
The amount of voltage change allowed during Receiver Detection	V _{TX_RCV_DETECT}	NA	NA	600	mV
TX de-emphasis	V _{TX_DE_RATIO}	3.0	3.5	4.0	dB
AC Coupling Capacitor(USB3.1/PCIe)	<u> </u>	75	NA	200	nF
AC Coupling Capacitor(SATA)	Cac_coupling	6	NA	12	nF
Output rising time for 20% to 80%	T _r	25	NA	NA	ps
Output falling time for 20% to 80%	T _f	25	NA	NA	ps
Transmitter short circuit limit	I _{TX_SHORT}	NA	NA	20	mA
Output differential skew	T _{SKEW_DIFF}	-15	NA	15	ps
Receiver					
Input Voltage Swing	V _{RXDPP_C}	250	NA	1200	mVpp
The input differential impedance	R _{RXD_C}	80	100	120	Ohm
Single Ended input Resistance Matching	R _{RXD_C_MS}	NA	NA	5	%

3.7 Electrical Characteristics for MIPI CDPHY interface

Table 3-9 Electrical Characteristics for MIPI CDPHY interface

Parameters	Symbol	Description Test condition		Min	Тур	Max	Unit
	V_{IH}	Logic1 input voltage	All conditions	880	NA	NA	mV
LP-RX	$V_{\rm IL}$ Logic0 input voltage, not in state		All conditions	NA	NA	550	mV
T _{skewcal} (initial)	Duration for which the		NA	NA	100	us	
		transmitter drives the skew- calibration pattern in the initial skew calibration mode	>1.5Gbps	2^15	NA	NA	UI
Calibration				NA	NA	10	us
	T _{skewcal} (periodic)	transmitter drives the skew- calibration pattern in the periodic skew calibration mode	>1.5Gbps (optional)	2^13	NA	NA	UI

3.8 Electrical Characteristics for MIPI CSI DPHY interface

Table 3-10 Electrical Characteristics for MIPI CSI DPHY interface

Parameters	Symbol	Min	Тур	Max	Units
Common-mode interference beyond 450	AVCMDV(UE)	NA	NA	100	mV
MHz	ΔVCMRX(HF)	NA	NA	50	mV
Common-mode interference 50MHz-	ΔVCMRX(LF)	-50	NA	50	mV
450MHz	AVCMRX(LF)	-25	NA	25	mV
Common-mode termination	CCM	NA	NA	60	pF
Input pulse rejection	eSPIKE	NA	NA	300	V.ps
Minimum pulse width response	TMIN-RX	20	NA	NA	ns
Peak interference amplitude	VINT	NA	NA	200	mV
Interference frequency	fINT	450	NA	NA	MHz

3.9 Electrical Characteristics for SARADC

Table 3-10 Electrical Characteristics for SARADC

Parameters	Parameters Symbol Test condition Min		Min	Тур	Max	Unit
Resolution	-		NA	12	NA	Bit
Anglog Input Range	AIN		AVSS18	NA	AVDD18	V
Differential Non-Linearity	DNL	PD = Low	NA	±1.0	±3.0	LSB
Integral Non-Linearity	INL	$F_s = 1MS/s$	NA	±2.0	±6.0	LSB
Top Offset Voltage Error	Еот	$F_{CLK} = 20MHz$ $F_{SOC} = 1MHz$	NA	±10	±20	LSB
Bottom Offset Voltage Error	Еов	F _{AIN} = 10kHz ramp wave	NA	±10	±20	LSB

3.10 Electrical Characteristics for TSADC

Table 3-11 Electrical Characteristics for TSADC

Parameters	Symbol	Test condition	Min	Тур	Max	Unit
Accuracy from -40°C to 125°C	Тјасс	Temp: -40 ~ 125℃ Supply: 1.62V ~ 1.98V	NA	±3	±5	℃
Sensing Temperature Range	TRANGE		-40	25	125	°C
Resolution	T _{LSB}		NA	1	NA	℃

Chapter 4 Thermal Management

4.1 Overview

For reliability and operability concerns, the absolute maximum junction temperature has to be below 125° C.

4.2 Package Thermal Characteristics

Table 4-1 provides the thermal resistance characteristics for the package used on the SoC. The resulting simulation data for reference only, please prevail in kind test.

Table 4-1 Thermal Resistance Characteristics

Parameter	Symbol	Typical	Unit
Junction-to-ambient thermal resistance	$ heta_{JA}$	8.2	(°C/W)
Junction-to-board thermal resistance	$ heta_{JB}$	3.7	(°C/W)
Junction-to-case thermal resistance	θ_{JC}	0.01	(°C/W)

Note: The testing PCB is 10Layer, 200*130mm, Ambient temperature is 25 ℃.