M. MANSOUR

A. CHEHAB FACULTY OF ENGINEERING AND ARCHITECTURE AMERICAN UNIVERSITY OF BEIRUT **SUMMER 2010 MIDTERM**

DIGITAL SYTEMS DESIGN (EECE320)

July 19, 2010

NAME: Soma Toward	ID:
-------------------	-----

CLOSED BOOK (90 MINUTES)

CIRCLE THE NAME OF YOUR INSTRUCTOR

WRITE YOUR NAME AND ID NUMBER IN THE SPACE PROVIDED ABOVE. CALCULATORS ARE NOT ALLOWED.

PROVIDE YOUR ANSWERS IN THE SPACE PROVIDED ON THE QUESTION SHEET. THE SCRATCH BOOKLET WILL NOT BE CONSIDERED IN GRADING.

BE AS NEAT AND CLEAR AS POSSIBLE.

GOOD LUCK!

Problem	Total Points	Earned Points
1	20	
2	4	4
3	6	3
4	6	5
5	6	5
6	8	
7	8	7
8	8	8
9	6	Sal
10	6	4
11	12	
12	10	10
Total	100	



Problem 1 (20 points)

- a) The 10's complement of the decimal number 84091239 is: 15 9 18 761
- b) Represent the following decimal numbers using two's complement with just enough bits:

c) Convert the following binary number to 1 ctal and to Hexadecimal:

$$011011101010.00110 = (6EA,3)_{16}$$

- d) Convert the hexadecimal number 7CE3B to Octal: 174073
- e) What is the minimum number of bits required to represent a binary code having 200 codewords?

 Answer:
- f) The decimal value of the <u>unsigned</u> binary number 101110.0111 is: <u>Uo (3)</u>
- g) Use DeMorgan's theorem to complement the following expression: F = X'Y'(Z+W) + X(Y+W)Answer: $(X + Y') \cdot (X + Y')$

h)' What is the Π representation of $F = \sum_{w,x,y,z} (1,9,13,14)$?

Answer: Tw,xxx (0,2,3,4,3,2,7,8,18,11,12,15) es

(i) The maximum decimal value to which a 3-digit, base-b adder can add is 124₍₁₀₎. What is the value of b?

The base b =


j) The decimal number 753 is represented in Excess 3 code as: 10 8 6

Problem 2 (4 points)

Given F(A,B,C,D) = AB + A'C+D, express F as a product of MAXTERMS.


 $\frac{(A+C)(B+A')(B+C)+D=(D+A+C)(D+B+A')(D+B+C)}{(D+B+A')(D+B')($

Write the Boolean expression of the following circuit and reduce it using Boolean algebra. The expression should contain only AND, OR and NOT operations.




Problem (4)(6 points)


Convert the following circuit into a circuit consisting of NAND and NOT gates only.



Problem 5 (6 points)

Use the Karnaugh map to obtain a minimum **SOP** expression of the following logic function:






Problem 6 (8 points)

Consider the function: $F = \Sigma_{A,B,C,D}(0, 1, 2, 4, 5, 6, 7, 9, 11, 12, 13, 14)$


a) What are the essential prime implicants of F?








b) What are the other prime implicants of F?






Problem 7 (8 points)

For the following logic expression (F), indicate all the transitions that cause a static hazard in the corresponding two-level AND-OR circuit, and suggest a new expression for a hazard-free circuit that realizes the same logic function.





$$F = W'.X + Y'.Z + W.X.Y.Z + X'.Y.Z'$$

Transitions causing hazards are:












Problem 8 (8 points)

AB'C + AB'C' +ABC' +ABC'

Implement the function F = AB' + BC' using a 3-to-8 decoder (with additional gates). Implement it also using an 8-input multiplexer. Assume that A is the most significant bit.



Problem 9 (6 points)




A half-adder adds only two bits (A and B, without carry-in) and produces two outputs, the sum (S) and carry (C). Find the expressions of S and C in terms of A and B and then implement the following four functions using three half adders. You have to show the inputs that are connected to S= A XORB is and AB each half adder and what are the outputs of the adders.




$$E = A'BC + AB'C$$

$$\mathring{\mathbf{F}} = \mathbf{ABC'} + (\mathbf{A'} + \mathbf{B'})\mathbf{C}$$



Problem (10) (6 points)

Implement the following function using the PAL4L6 shown below.



Problem 11 (12 points)

Design a circuit to increment a 3-bit binary number in bit-reversed order. The inputs are B0, B1 and B2, where B2 is the most significant digit and the outputs are C0, C1 and C2 where C2 is the most significant digit. The operation of this circuit is given by $C_2C_1C_0 = B_0B_1B_2 + 001$.

- (i) Show a truth table for the circuit.
- (ii) Draw Karnaugh maps for each output and use them to simplify the functions.
- (iii) Draw a schematic diagram using the minimum number of NAND gates and inverters only.

, and sometimes and and		a garde dina in the outer carry.
0004	B2 B1 B0 C2 C1 C0 O O O O O O O O O I O O I O O O I O O I O O I O O I O O I O O O I O O O I O O I O O O O	Contraction of
B2B1 00 01 11 10 0	0 1 C1	B2B1 00 01 11 10 0 X X CO
C2 -B2BO + B1B.	(0 : Po, 60)	*
	of Milks	

Problem 12 (10 points)

Write a VHDL entity and architecture to implement a 2-4 decoder with enable using the **behavioral** style. The decoder has an active-high enable signal (EN). Then, write a testbench to the test the decoder with 5 cases, one with enable low and 4 with enable high checking the 4 possibilities of the input lines.

port (A: in std-logic robor (1 down to 0)

EN: in std-logic

B: but old-logic

Story story (2 down to 0) proposed > Smalling?

proposed > Smalling?

proceed > Smalling? CASE A is adhers on 1 ser) end lest. The Court Store B else & "0000"; end (and Sa

