
Quad Flat No Lead (QFG32, QFG48) Packages



	QFG32			QFG48		
N>B⊠DU	MILLIMETERS			MILLIMETERS		
	MIN.	N□M.	MAX.	MIN.	N□M.	MAX.
А	0.80	0.90	1.00	0.80	0.90	1.00
A ₁	0.00	0.02	0.05	0.00	0.02	0.05
Aa	~	0.65	1.00	~~	0.65	1.00
Аз	0,20 REF			0.20 REF		
D/E	5.00 BSC			7.00 BSC		
D ₁ /E ₁	4.75 BSC			6.75 BSC		
D ₂ /E ₂	1.25	2.70	3.25	2.25	4.70	5.25
е	0.50 BSC.			0.50 BSC.		
L	0.30	0.40	0.50	0.30	0.40	0.50
b	0.18	0.25	0.30	0.18	0.25	0.30
θ	~	~~	12°	~~	*	12°
P	0.24	0.42	0.60	0.24	0.42	0.60
aaa	*	~	0.15	*	~	0.15
bbb	~~	~~	0.10	*	~~	0.10
ccc	~~	~~	0.10	~~	~~	0.10
ddd	~~	~~	0.05	~~	~~	0.05
N	32			48		

NOTES:

- 1. ALL DIMENSIONS AND TOLERANCES CONFORM TO ANSI Y14.5M-1994.
- 2. THE TOP PACKAGE MAY BE SMALLER THAN THE BOTTOM PACKAGE BY 0.15mm.
- 3. CONFORMS TO JEDEC MO-220
- MARK ORIENTATION WITH RESPECT TO PIN-1 I.D.

 IF 2 OR MORE CIRCLES EXIST ON TOP OF THE PACKAGE, USE THE SMALLEST CIRCLE AS PIN-1 I.D.
- 5. PLATING FINISH: 100% Matte Sn

32, 48 PIN - QUAD FLAT NO LEAD (QFG32, QFG48)

© 2004 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at http://www.xilinx.com/legal.htm.
All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.