

# SYSTEM CONTROL



MUHAMMAD ELZEINY

# RESET CONTROL

- Reset Sources
  - Power-on reset (POR)
  - External reset input pin (RST) assertion
  - A brown-out detection
  - Software-initiated reset (with the software reset registers)
  - A watchdog timer reset condition violation
  - MOSC(Main Oscillator) failure
  - Q: Reset Exception Priority?




## **CLOCK CONTROL - CLOCK SOURCES**

 There are multiple clock sources for use in the microcontroller:

- Precision Internal Oscillator (PIOSC).
- Main Oscillator (MOSC).
- Low-Frequency Internal Oscillator (LFIOSC).
- · Hibernation Module Clock Source.

Clock Source Precision Internal Oscillator	Drive PLL?		Used as SysClk?	
	Yes	BYPASS = 0, OSCSRC = 0x1	Yes	BYPASS = 1, OSCSRC = 0x1
Precision Internal Oscillator divide by 4 (4 MHz ± 1%)	No		Yes	BYPASS = 1, OSCSRC = 0x2
Main Oscillator	Yes	BYPASS = 0, OSCSRC = 0x0	Yes	BYPASS = 1, OSCSRC = 0x0
Low-Frequency Internal Oscillator (LFIOSC)	No	•	Yes	BYPASS = 1, OSCSRC = 0x3
Hibernation Module 32.768-kHz Oscillator	No		Yes	BYPASS = 1, OSCSRC2 = 0x7




### **CLOCK CONTROL – RUN MODE CONFIGURATION**

 The following parameter can be controlled by RCC Registers:

- Source of clock
- PII Use
- Clock divisor

Clock Source Precision Internal Oscillator	Drive PLL?		Used as SysClk?	
	Yes	BYPASS = 0. OSCSRC = 0x1	Yes	BYPASS = 1. OSCSRC = 0x1
Precision Internal Oscillator divide by 4 (4 MHz ± 1%)	No	-	Yes	BYPASS = 1, OSCSRC = 0x2
Main Oscillator	Yes	BYPASS = 0, OSCSRC = 0x0	Yes	BYPASS = 1, OSCSRC = 0x0
Low-Frequency Internal Oscillator (LFIOSC)	No	-	Yes	BYPASS = 1, OSCSRC = 0x3
Hibernation Module 32.768-kHz Oscillator	No	-	Yes	BYPASS = 1, OSCSRC2 = 0x7



# **CLOCK CONTROL - PLL MODES**

- 1. Mode Normal: The PLL multiplies the input clock reference and drives the output.
- 2. Mode Power-Down: Most of the PLL internal circuitry is disabled and the PLL does not drive the output.

#### **CLOCK CONTROL - PLL OPERATIONS**

- · If a PLL configuration is changed, the PLL output frequency is unstable until it relocks to the new setting.
- If the main PLL is enabled and the system clock is switched to use the PLL → the system control hardware continues to clock the microcontroller from the oscillator selected by the RCC/RCC2 register until the main PLL is stable, after which it changes to the PLL.

#### POINTS TO DEFINE

- How to Trigger Soft-Reset APINT (SYSRESREQUEST\ VECTRESREQ)
- · How to Get Reset cause RESC
- -----
- How to select Clock source RCC\RCC2
- · How to assign certain clock frequency to System Clock (Division) RCC\RCC2
- PLL operation :
  - Enable RCC-RCC2 PWRDN
  - WaitforLock-GetStatus PLLSTAT
  - Distribute after locking BYPASS
- · How To En\Disable Clock gates for all Peripherals RCGCx

#### **#TASK - MCU DRIVER**

#### **API: Types**

- Mcu\_PIIStatusType
- Mcu\_ClockType
- Mcu\_RawResetType
- Mcu\_ConfigType

#### **API: Functions**

- void Mcu\_Init( const Mcu\_ConfigType\* ConfigPtr)
- Mcu\_RawResetType Mcu\_GetResetRawValue( void)
- void Mcu\_PerformReset(void)
- Std\_ReturnType Mcu\_InitClock( Mcu\_ClockType ClockSetting)
- Std\_ReturnType Mcu\_DistributePllClock(void)
- Mcu\_PIIStatusType Mcu\_GetPIIStatus(void)

### Configuration

- Reset Configuration
  - SW Reset(EN\Disable)
- Definition of Clock settings
  - Peripheral clock Gates
  - ClockType used