

Shaik Mahammad Khaleel

Email : khaleelm2310@gmail.com

LinkedIn Id : <https://www.linkedin.com/in/mahammad-khaleel-shaik-094395243>

Mobile : +91 8309746357

SUMMARY

- Have knowledge on CMOS Fundamentals, Digital electronics, and TCL scripting.
- Familiar with ASIC flow (RTL to GDSII).
- Hands on experience in Synthesis, STA, Floor Planning, Power Planning, Placement, CTS and Routing.
- Worked on 28nm technology.

ACADEMIC QUALIFICATIONS

Qualification	Specialization	University/Board	Institute	Year	CGPA/Percentage
B.Tech	EEE	JNTUK	Tirumala Engineering college	2020	8.34 CGPA
Diploma	EEE	AP SBTET	A.M. Reddy Memorial college	2017	85.27%
Matriculation	SSC	Board of Secondary Education Andhra Pradesh	B R C high school	2014	9.2 CGPA

PROFESSIONAL TRAINING

6 months **VLSI Physical design** using **Synopsys Tool** training at **Sumedha Design systems Pvt Ltd.**, Hyderabad.

TOOLS

- **Synthesis** : Design Compiler
- **Timing Analysis** : Prime Time
- **PNR** : ICC2

REALTIME PHYSICAL DESIGN PROJECTS

i. RPTOPTOP

- Tools : DC_SHELL, ICC2, PRIME TIME
- Description : Block Level Implementation
- Duration : 2 months
- Technology node : 28nm TSMC
- Instance count : 76K
- Frequency : 454 MHz

- Macros : 6
- Number of Clocks : 1
- Metal Layers : 9

ii. ALU

- Tools : DC_SHELL, PRIME TIME
- Description : Block Level Implementation
- Duration : 1 month
- Technology node : 28nm TSMC
- Instance count : 810
- Frequency : 400 MHz
- Number of Clocks : 3
- Generated clock : clk12x divided by 2
- Metal Layers : 9

DECLARATION

I do hereby declare that the above particulars of facts and information stated are true, correct, and complete to the best of my belief and knowledge.

Place : Hyderabad

Date : 12 December, 2022

Signature

Shaik Mahammad Khaleel