



Une école de l'IMT



ÉCOLE NATIONALE SUPÉRIEURE DES MINES

FOURNEYRON
1801 - 1857

Resilience of RISC-V processors against fault injections

Théophile Gousselot

Ph.D. Student

Arsene - Campus Cyber

Feb 7, 2024



Work in progress: Harden RISC-V core

1 Work in progress: Harden RISC-V core

- Threat model
- Bibliography
- Solution

2 Countermeasure Description

3 Countermeasure Validation

4 Conclusion

PEPR Arsene:


Tâche 1.1 : RISC-V 32-bits sécurisé contre les FI

Security properties

- **Integrity** of Control Flow and Control Signals
- **Confidentiality** of Instructions

Work in progress: Harden RISC-V core

Threat model



Work in progress: Harden RISC-V core

Bibliography

Existing state-of-the-art countermeasures:

- SOFIA / SPONGE / MAFIA / CONFIDAENT / HAPEI

Fault injection on RISC-V architecture:


- Johan Laurent et al. / Simon Tollec et al. / Anthony Zgheib et al.

Work in progress: Harden RISC-V core Solution

**Chained and Authenticated Encryption of Instructions,
with Control Signal association.**

Work in progress: Harden RISC-V core Solution


Chained and Authenticated Encryption of Instructions, with Control Signal association.



- 1 Chained Encryption of Instructions (before programming memory)
- 2 On-the-fly Decryption

Work in progress: Harden RISC-V core Solution

Chained and Authenticated Encryption of Instructions, with Control Signal association.




- 1 Chained Encryption of Instructions (before programming memory)
- 2 On-the-fly Decryption

Work in progress: Harden RISC-V core

Solution

Chained and Authenticated Encryption of Instructions, with Control Signal association.




- 1 Chained Encryption of Instructions (before programming memory)
- 2 On-the-fly Decryption


Work in progress: Harden RISC-V core

Solution

Need for patches



Linear decryption




Decryption when branches merge


Work in progress: Harden RISC-V core

Solution

Need for patches



Linear decryption



Decryption when branches merge

Countermeasure Description

- 1 Work in progress: Harden RISC-V core
- 2 Countermeasure Description
 - RISC-V core: cv32e40p
 - Authenticated Encryption: ASCON
 - Patch policy
 - Solution Flow (without Control Signals)
- 3 Countermeasure Validation
- 4 Conclusion

Countermeasure Description

RISC-V core: cv32e40p

OpenHW group:

- **cv32e40p** 4 stages core - rv32imc
- **core-v-verif** RTL simulation
- **core-v-mcu** microcontroller - FPGA

Countermeasure Description

Authenticated Encryption: ASCON

ASCON: cipher suite, which provides Authenticated Encryption with Associated Data

Countermeasure Description

Authenticated Encryption: ASCON

ASCON: cipher suite, which provides Authenticated Encryption with Associated Data


- Winner of CAESAR Authenticated Encryption - Lightweight Cryptography (2019)
- Winner of NIST - Lightweight Cryptography (2023) ⇒ **standardize the ASCON family**
- Lightweight (better Throughput per Area than AES [1])
- Highly tested
- Large security margins

[1] “Need for Low-latency Ciphers: A Comparative Study of NIST LWC Finalists”, NIST LWC Workshop 2022, Tolga Yalcin - Google

Countermeasure Description

Authenticated Encryption: ASCON

ASCON: Authenticated Encryption provided from Tag (T)




ASCON Decryption scheme

Countermeasure Description

Authenticated Encryption: ASCON

ASCON: Use-case of restricted set of valid data




ASCON Decryption scheme

Countermeasure Description

Authenticated Encryption: ASCON

ASCON: Authenticated Encryption provided from restricted set of valid instructions




ASCON Decryption scheme

Countermeasure Description

Authenticated Encryption: ASCON

ASCON: Authenticated Encryption provided from restricted set of valid instructions



ASCON Decryption scheme

Countermeasure Description

Patch policy

- Patches stored in external memory
- Patches addressed by Program Counter
- ... and applied according to Control Signals
 - No need for custom instructions

⇒ zero clock cycle overhead

Countermeasure Description


Solution Flow (without Control Signals)

Soft:

- 1 Encrypt instructions sequentially
- 2 Build CFG
- 3 Generate patches

Hard:

- 1 Patch memory
- 2 ASCON decryption



- 1 Work in progress: Harden RISC-V core
- 2 Countermeasure Description
- 3 Countermeasure Validation**
 - Behavioral Simulation
 - FPGA
 - Security
- 4 Conclusion


Countermeasure Validation

Behavioral Simulation

- core-v-verif
- Verilator
- Embench

✓ valid execution for 15/23 programs

Indirect jump destinations are considered known



- **Goals:** Validation & Looking for maximal frequency and utilization
- ✗ core-v-mcu ($F=10\text{MHz}$) → Homemade core-v-fpga
- Vivado flow: Nexys Video (Artix 7)

- **Goals:** Validation & Looking for maximal frequency and utilization
- ✗ **core-v-mcu** ($F=10\text{MHz}$) → **Homemade core-v-fpga**
- Vivado flow: Nexys Video (Artix 7)

	core-v-fpga		core-v-fpga enc
Freq_{max}	67.45 MHz	⇒	47.25 MHz
Period_{min}	14.8 ns	⇒	21.2 ns
Cycles	N	⇒	N
LUT	4065	⇒	7534
FF	2065	⇒	3377
BRAM	32	⇒	68

→ **Goals:** Validation & Looking for maximal frequency and utilization

✗ **core-v-mcu** ($F=10\text{MHz}$) → **Homemade core-v-fpga**

● Vivado flow: Nexys Video (Artix 7)

	core-v-fpga		core-v-fpga enc
Freq_{max}	67.45 MHz	⇒	47.25 MHz
Period_{min}	14.8 ns	⇒	21.2 ns
Cycles	N	⇒	N
LUT	4065	⇒	7534
FF	2065	⇒	3377
BRAM	32	⇒	68

Enhancements:

Split critical paths

Roll permutations:

$$\text{clk}_{\text{ascon}} = M \times \text{clk}_{\text{core}}$$

→ **Goals:** Validation & Looking for maximal frequency and utilization

✗ **core-v-mcu** ($F=10\text{MHz}$) → **Homemade core-v-fpga**

● Vivado flow: Nexys Video (Artix 7)

	core-v-fpga		core-v-fpga enc	Enhancements:
Freq_{max}	67.45 MHz	⇒	47.25 MHz	Split critical paths
Period_{min}	14.8 ns	⇒	21.2 ns	
Cycles	N	⇒	N	Roll permutations: $\text{clk}_{\text{ascon}} = M \times \text{clk}_{\text{core}}$
LUT	4065	⇒	7534	
FF	2065	⇒	3377	
BRAM	32	⇒	68	

Countermeasure Validation FPGA

→ **Goals:** Validation & Looking for maximal frequency and utilization

✗ **core-v-mcu** ($F=10\text{MHz}$) → **Homemade core-v-fpga**

● Vivado flow: Nexys Video (Artix 7)

	core-v-fpga		core-v-fpga enc	Enhancements:
Freq_{max}	67.45 MHz	⇒	47.25 MHz	Split critical paths
Period_{min}	14.8 ns	⇒	21.2 ns	
Cycles	N	⇒	N	Roll permutations: $\text{clk}_{ascon} = M \times \text{clk}_{core}$
LUT	4065	⇒	7534	
FF	2065	⇒	3377	Reduce patch size or change patch policy
BRAM	32	⇒	68	

Countermeasure Validation

Security

Experiments: VerifyPin

Execution: Plain

Fault: memory (164: blt → bge)

Authenticated: ✓

Detection:

```

164: 00c7c663      blt x15,x12,170    //comparison end
168: 00100513      addi x10,x0,1
16c: 00008067      jalr x0,0(x1)      x10 = a1
170: 00f506b3      add x13,x10,x15     x11 = a2
174: 00f58733      add x14,x11,x15     x12 = size
178: 0006c683      lbu x13,0(x13)      x13 = a1+i
17c: 00074703      lbu x14,0(x14)      x14 = a2+i
180: 00e69663      bne x13,x14,18c     x15 = i
184: 00178793      addi x15,x15,1
188: fddff06f      jal x0,164
18c: 00000513      addi x10,x0,0
190: 00008067      jalr x0,0(x1)
  
```

Time	4096 us											
CORE												
count_instr_exec[31:0]=222	225	226	227	228	229	230	231	232	233	234		
clk_i=1												
pc_if_o[31:0]=000001BC	000001C8	00000160	00000164	00000168	0000016C	00000170	00000174	000001CC	000001D0	000001D4	000001D8	000001DC
instr_rdata_id_o[31:0]=00400613	F9DFF0EF	00000793	00000513	00100513	00008067	00100793	02F51463	00300793	90F182A3	90A18323		
	bge x15,x12,170											
IS BRANCHING ?												
mhpmevent_jump=0												
mhpmevent_branch_taken=0												
mhpmevent_branch=1												
branch_decision=0												
alu_cmp_result=0												
comparison_result_o=0												

Countermeasure Validation

Security

Experiments: VerifyPin

Execution: Encrypted

Fault: memory (164: blt → bge)


Authenticated:

Detection: ✓

```

164: 00c7c663
168: 00100513
✓ 16c: 00008067
170: 00f506b3
174: 00f58733
178: 0006c683
17c: 00074703
180: 00e69663
184: 00178793
188: fddff06f
18c: 00000513
✗ 190: 00008067

blt x15,x12,170    //comparison end
addi x10,x0,1
jalr x0,0(x1)      x10 = a1
add x13,x10,x15    x11 = a2
add x14,x11,x15    x12 = size
lbu x13,0(x13)     x13 = a1+i
lbu x14,0(x14)     x14 = a2+i
bne x13,x14,18c    x15 = i
addi x15,x15,1
jal x0,164
addi x10,x0,0
jalr x0,0(x1)
  
```



Conclusion

- 1 Work in progress: Harden RISC-V core
- 2 Countermeasure Description
- 3 Countermeasure Validation
- 4 Conclusion**

Conclusion

Done:

- ✓ **Soft:** Instruction encryption and patch generation
- ✓ **Hard:** Instruction decryption (47.25 MHz)
- ✓ **Validation:** Behavioral, FPGA
- ✓ **Attack simulation:** a few scenarios to illustrate the concept

Done:


- ✓ **Soft:** Instruction encryption and patch generation
- ✓ **Hard:** Instruction decryption (47.25 MHz)
- ✓ **Validation:** Behavioral, FPGA
- ✓ **Attack simulation:** a few scenarios to illustrate the concept

In progress:

- ➔ **Rolled permutations:** LUT utilization ↘
- **Control Signals association (only static):** Signal integrity
- **Reduce patch size:** BRAM utilization ↘
- **Other patch policy:** BRAM utilization ↘

- 1 Work in progress: Harden RISC-V core
- 2 Countermeasure Description
- 3 Countermeasure Validation
- 4 Conclusion

Extra slides




Linear Code Extraction: Hardware Demonstration

- 1 Work in progress: Harden RISC-V core
- 2 Countermeasure Description
- 3 Countermeasure Validation
- 4 Conclusion


Linear Code Extraction: Hardware Demonstration

Théophile Gousselot | SAS | HW DEMO HOST 2023



FPGA-Based demonstration

- **Purpose:** Interactive demonstration on a booth
- Real-time LCE (Emulated microprobing)
- Quickly assess and observe core behavior
- Nexys Video, Artix 7
- core-v-mcu microcontroller



- 1 Work in progress: Harden RISC-V core
- 2 Countermeasure Description
- 3 Countermeasure Validation
- 4 Conclusion

RISC-V core: cv32e40p (OpenHW Group)

RISC-V Compilation: gcc + binary parsing

[Python scripts]

- ✓ Parse, edit binary and build CFG
- ✓ ASCON encryption

RISC-V verification: core-v-verif (OpenHW Group) + improvements for security validation

[Makefile and scripts]

- ✓ Behavioral simulation with verilator (Embench programs)
- ✓ Analyze of program execution traces (PC, instr in fetch, etc.)
- ✓ Force signals values for specific cycles
- ✗ UVM Verification methodology not setup but available

FPGA flow: core-v-mcu (OpenHW Group)

- ✓ Microcontroller used to run the HOST LCE demo

FPGA flow: core-v-fpga (Made by ourselves)

[Makefile, TCL scripts]

- ✓ Homemade small microcontroller (cv32e40p, instr/data memory, interface (=wrapper))
 - 10 times smaller than core-v-mcu
 - core frequency 6 times higher than core-v-mcu
- ✓ **non-project-mode flow** for behavioral simulation
 - Can run every Embench program (generate VCD, generate Trace of PC/instr)
- ✓ **project-mode flow** for synthesis, implementation, bitstream generation
 - Automated project creation by TCL scripts (including Clock Wizard, Integrated Logic Analyzer for debug purpose)
 - TCL script to find a design maximal frequency



**MINES
Saint-Étienne**

Une école de l'IMT

Resilience of RISC-V processors against fault injections

Théophile Gousselot

Ph.D. Student

Arsene - Campus Cyber

Feb 7, 2024



**INSPIRING
INNOVATION**
SINCE 1816