

Kshitij KHANDELWAL

(Updated, 19-Aug-2018)

ABOUT ME

ADDRESS: Ashok 271, BITS Pilani, Rajasthan - 333031
EMAIL: kshitijgokul@gmail.com | f2015156@pilani.bits-pilani.ac.in
INTERESTS: • Computer Architecture • Digital VLSI • Real Time Systems
LANGUAGES: • English (fluent) • Hindi (fluent) • Marathi (fluent)
DATE OF BIRTH: 5-Oct-1997 (20 Years Old)
PHONE: (+91) 94218 81230

EDUCATION

Current Senior Year, BE. (Hons.) in ELECTRICAL AND ELECTRONICS ENGINEERING
Aug '15 - Jul '19 (Exp.) **Birla Institute of Technology and Science, Pilani**, Pilani, India
CGPA: 8.3/10

UNIVERSITY COURSEWORK

Electronics (Digital)

Digital Design
Microprocessors & Interfacing
Digital VLSI Design
Computer Architecture
Real Time Systems

Electronics (Analog)

Electronic Devices
Micro-electronic Circuits
Analog VLSI Design
Analog Electronics

Electrical

Electrical Sciences
Electrical Machines
Control Systems
Power Electronics
Power Systems

Communication

Signals and Systems
Digital Signal Processing
Communication Systems

Mathematics

Multivariate Calculus & Vector Fields
Probability & Statistics
Linear Algebra & Complex Analysis

Miscellaneous

Neural Networks & Fuzzy Logic
Quantum Info. Theory & Computation
Intro. to Astronomy & Astrophysics

WORK EXPERIENCE

Current Teaching Assistant for CS F342 - Computer Architecture, BITS Pilani, India
AUG '18 Teaching Assistant for the Computer Architecture course for Fall 18-19 being taught by [Dr. Sudeept Mohan](#), BITS Pilani. Tasks involve teaching a Verilog HDL to a batch of 50 students and evaluating their performance regularly.

Current Lead Engineer, Electrical Power Subsystem at [Team Pixxel](#)
FEB '18 Team Pixxel is a student team from BITS Pilani aiming to participate in the IBM Watson AI XPRIZE competition. The team is working on developing a constellation of nanosatellites for remote sensing operations. I worked on designing an Electrical Power System for the satellite and implemented MPPT Control (P&O) using SPV 1040 with 30 triple junction solar cells in 5 configurations along with battery monitoring, charging and regulation. The DoD of the batteries in every cycle was limited to 7 percent .

JAN '18 - MAY '18 Teaching Assistant for EEE F244 - Microelectronic Circuits, BITS Pilani, India
Teaching Assistant for the Microelectronic Circuits course for Spring 17-18 being taught by [Dr. Anu Gupta](#), BITS Pilani. Tasks involve training a batch of 250+ students in the use of EDA tools. Introduced use of GitHub for maintaining the [repository](#) for the course.

APR '17 - FEB '18 Control Systems Engineer at [HYPERLOOP INDIA](#), India
Designed and Implemented the Control Algorithm for Braking and Trajectory of the OrcaPod. Hyperloop India is the only Indian team and one of the only 24 University teams worldwide to have presented their Pod at **SpaceX Competition Weekend II, 2017** in Los Angeles, CA.

MAY '17 - JUL '17 Research Intern at SOLID STATE PHYSICS LABORATORY (SSPL - DRDO), New Delhi, India
Worked on designing Microstrip Filters for RF Applications. Designed, simulated and optimized a L-Band Microstrip Low Pass Filter using Agilent ADS.

PROJECTS

MAR - APR '18	<p>Design of a 16-bit Multicycle RISC Microprocessor <i>Course Project (Computer Architecture), BITS Pilani, India</i></p> <p>Designed, implemented & tested an optimized 16 bit multicycle RISC Processor to support a total of 18 instructions including R-Type, memory, jump, branch, logical and shift instructions. The project was coded in Verilog HDL and tested using iVerilog and GTKwave. (GitHub)</p>
OCT - NOV '17	<p>LPC for Formant Analysis of Concurrent Vowels <i>Course Project (Digital Signal Processing), BITS Pilani, India</i></p> <p>The project focuses on understanding the effects of noise on the formant representations of both single and concurrent vowels and using Linear Predictive Coding (LPC) and Speech Spectrum Shaped Noise. Further, an attempt was made to understand which vowels (both single and concurrent) are more susceptible to noise. (GitHub)</p>
OCT - NOV '17	<p>Transmission Gate Based Design to Implement Boolean Function <i>Course Project (Analog & Digital VLSI Design), BITS Pilani, India</i></p> <p>Designed and implemented a Transmission Gate based model to implement a Boolean Function while minimizing the area and power consumption.</p>
OCT - NOV '17	<p>Design of a High Gain Two Stage Telescopic Operational Amplifier <i>Course Project (Analog & Digital VLSI Design), BITS Pilani, India</i></p> <p>Designed a high gain two stage telescopic operational amplifier with a phase margin of 60 degrees, ICMR from 0.9V to 2.2V for a VDD of 2.5V and a 3 dB bandwidth of 100 KHz using LT Spice.</p>
MAY - JUL '17	<p>Design of Low-Pass Microstrip L-Band Filter <i>Internship Project, Solid State Physics Laboratory (SSPL), Defence Research & Development Organization (DRDO), New Delhi, India</i></p> <p>The Project involved design of an optimum L-Band Low-Pass Filter, EM Simulation, and fault-analysis of the same using Agilent ADS. (Certificate)</p>
JAN - APR '17	<p>Soft Computing in Electromagnetics <i>Study Project (Dr. Navneet Gupta), BITS Pilani, India</i></p> <p>Optimization of Gain and Directivity of Microstrip Patch Antenna Arrays using Artificial Neural Networks and Bacterial Foraging Optimization. (Letter of Recommendation)</p>

SKILLS

PROGRAMMING	• Verilog • MATLAB • C++ • Assembly (MASM & DebugX) • Python • Perl • HTML • CSS
SOFTWARE	• ModelSim • Microwind • LTSpice • Agilent ADS • iVerilog • Simulink • COMSOL Multiphysics • EagleCAD PCB • Proteus Design Suite • Code Composer Studio

AFFILIATIONS

AUG '15 - APR '18	<p>Chair (Operations) at ACM STUDENT CHAPTER, BITS Pilani, India</p> <ul style="list-style-type: none">• Won the Best Association for Computing Machinery (ACM) India Student Chapter Award, thrice in a row.• Supervised Special Interest Groups on Cryptography and Linux.
AUG '17 - APR '18	<p>Senior Student Representative at CODECHEF CAMPUS CHAPTER, BITS Pilani, India</p> <ul style="list-style-type: none">• Re-established the inactive campus chapter.• Competitive Programming SIG

AWARDS

MAR '18	<p>Best Paper Award, Electronics & Communication, APOGEE 2018</p> <p>Department of Paper Presentation & Evaluation, BITS Pilani</p>
FEB '13	<p>National Talent Search Examination Scholarship</p> <p>National Council Of Educational Research And Training, Government of India</p>