

# Kshitij KHANDELWAL

(Updated, 19-Aug-2018)

## ABOUT ME

ADDRESS: Ashok 271, BITS Pilani, Rajasthan - 333031  
EMAIL: [kshitijgokul@gmail.com](mailto:kshitijgokul@gmail.com) | [f2015156@pilani.bits-pilani.ac.in](mailto:f2015156@pilani.bits-pilani.ac.in)  
INTERESTS: • Computer Architecture • Digital VLSI Design • Real Time Systems  
LANGUAGES: • English (fluent) • Hindi (fluent) • Marathi (fluent)  
DATE OF BIRTH: 5-Oct-1997 (20 Years Old) PHONE: (+91) 94218 81230

## EDUCATION

*Current* Senior Year, BE. (Hons.) in ELECTRICAL AND ELECTRONICS ENGINEERING  
*Aug '15 - Jul '19 (Exp.)* Birla Institute of Technology and Science, Pilani, Pilani, India CGPA: 8.368/10

## UNIVERSITY COURSEWORK

|   |   |  |
|---|---|--|
| <b><u>Electronics (Digital)</u></b><br>Digital Design<br>Microprocessors & Interfacing<br>Digital VLSI Design<br>Computer Architecture<br>Real Time Systems | <b><u>Electronics (Analog)</u></b><br>Electronic Devices<br>Micro-electronic Circuits<br>Analog VLSI Design<br>Analog Electronics   | <b><u>Electrical</u></b><br>Electrical Sciences<br>Electrical Machines<br>Control Systems<br>Power Electronics<br>Power Systems          |
| <b><u>Communication</u></b><br>Signals and Systems<br>Digital Signal Processing<br>Communication Systems  | <b><u>Mathematics</u></b><br>Multivariate Calculus & Vector Fields<br>Probability & Statistics<br>Linear Algebra & Complex Analysis | <b><u>Miscellaneous</u></b><br>Neural Networks & Fuzzy Logic<br>Quantum Info. Theory & Computation<br>Intro. to Astronomy & Astrophysics |

## SKILLS

PROGRAMMING • System Verilog • MATLAB • C++ • Assembly (MASM & DebugX) • Python • Perl • HTML • CSS  
TOOLS • AGI Satellite Tool Kit • Vivado Design Suite • ModelSim • Microwind • LTSpice • Agilent ADS  
• iVerilog • Simulink • EagleCAD PCB • Proteus Design Suite • Cadence Virtuoso • Verilator

## WORK EXPERIENCE

|                           |   |
|---------------------------|---|
| <i>Current</i><br>FEB '18 | Lead Engineer, Satellite Development at <a href="#">Pixxel</a><br>Team Pixxel is a student team from BITS Pilani working on developing a constellation of nanosatellites for remote sensing operations. I oversee the design and development of the FireFly nanosatellite as a Systems Engineer. I work on Electrical Power Subsystem on Li-ion battery management.                         |
| AUG '18 - DEC '18         | Teaching Assistant for CS F342 - Computer Architecture, BITS Pilani, India<br>Teaching Assistant for the Computer Architecture course for Fall 18-19 being taught by <a href="#">Dr. Sudeept Mohan</a> , BITS Pilani. Tasks involved teaching a Verilog HDL to a batch of 50 students and evaluating their performance regularly.   |
| JAN '18 - MAY '18         | Teaching Assistant for EEE F244 - Microelectronic Circuits, BITS Pilani, India<br>Teaching Assistant for the Microelectronic Circuits course for Spring 17-18 being taught by <a href="#">Dr. Anu Gupta</a> , BITS Pilani. Tasks involve training a batch of 250+ students in the use of EDA tools. Introduced use of GitHub for maintaining the <a href="#">repository</a> for the course. |
| APR '17 - FEB '18         | Control Systems Engineer at <a href="#">HYPERLOOP INDIA</a> , India<br>Designed and Implemented the Control Algorithm for Braking and Trajectory of the OrcaPod. Hyperloop India is the only Indian team and one of the only 24 University teams worldwide to have presented their Pod at <b>SpaceX Competition Weekend II, 2017 in Los Angeles, CA.</b>                                    |
| MAY '17 - JUL '17         | Research Intern at SOLID STATE PHYSICS LABORATORY (SSPL - DRDO), New Delhi, India<br>Worked on designing Microstrip Filters for RF Applications. Designed, simulated and optimized a L-Band Microstrip Low Pass Filter using Agilent ADS.   |

## PROJECTS

---

|                    |   |
|--------------------|---|
| Current<br>AUG '18 | <p>Reducing Power Consumption of a 4-stage pipelined RISC-V core with DSP extensions<br/><i>Design Project (Dr. Chandra Shekhar), BITS Pilani, India</i></p> <p>The Design Project involves working on improving PULP's 4-stage pipelined <a href="#">RISCV</a> implementation of RISC-V ISA in terms of power consumption and the subsequent simulation and implementation of the same on an FPGA. The project is being completed using Vivado Design Suite.</p>                           |
| MAR - APR '18      | <p>Design of a 16-bit Multicycle RISC Microprocessor<br/><i>Course Project (Computer Architecture), BITS Pilani, India</i></p> <p>Designed, implemented &amp; tested an optimized 16 bit multicycle RISC Processor to support a total of 18 instructions including R-Type, memory, jump, branch, logical and shift instructions. The project was coded in Verilog HDL and tested initially using iVerilog and GTKwave and later using Modelsim. (<a href="#">GitHub</a>)</p>                |
| OCT - NOV '17      | <p>LPC for Formant Analysis of Concurrent Vowels<br/><i>Course Project (Digital Signal Processing), BITS Pilani, India</i></p> <p>The project focuses on understanding the effects of noise on the formant representations of both single and concurrent vowels and using Linear Predictive Coding (LPC) and Speech Spectrum Shaped Noise. Further, an attempt was made to understand which vowels (both single and concurrent) are more susceptible to noise. (<a href="#">GitHub</a>)</p> |
| OCT - NOV '17      | <p>Transmission Gate Based Design to Implement Boolean Function<br/><i>Course Project (Analog &amp; Digital VLSI Design), BITS Pilani, India</i></p> <p>Designed and implemented a Transmission Gate based model to implement a Boolean Function while minimizing the area and power consumption.</p>   |
| OCT - NOV '17      | <p>Design of a High Gain Two Stage Telescopic Operational Amplifier<br/><i>Course Project (Analog &amp; Digital VLSI Design), BITS Pilani, India</i></p> <p>Designed a high gain two stage telescopic operational amplifier with a phase margin of 60 degrees, ICMR from 0.9V to 2.2V for a VDD of 2.5V and a 3 dB bandwidth of 100 KHz using LT Spice.</p>   |
| MAY - JUL '17      | <p>Design of Low-Pass Microstrip L-Band Filter<br/><i>Internship Project, Solid State Physics Laboratory (SSPL), Defence Research &amp; Development Organization (DRDO), New Delhi, India</i></p> <p>The Project involved design of an optimum L-Band Low-Pass Filter, EM Simulation, and fault-analysis of the same using Agilent ADS. (<a href="#">Certificate</a>)</p>   |
| JAN - APR '17      | <p>Soft Computing in Electromagnetics<br/><i>Study Project (Dr. Navneet Gupta), BITS Pilani, India</i></p> <p>Optimization of Gain and Directivity of Microstrip Patch Antenna Arrays using Artificial Neural Networks and Bacterial Foraging Optimization. (<a href="#">Letter of Recommendation</a>)</p>  |

## AFFILIATIONS

---

|                   |   |
|-------------------|---|
| AUG '15 - APR '18 | <p>Chair (Operations) at ACM STUDENT CHAPTER, BITS Pilani, India</p> <ul style="list-style-type: none"><li>• Won the Best Association for Computing Machinery (ACM) India Student Chapter Award, thrice in a row.</li><li>• Supervised Special Interest Groups on Cryptography and Linux.</li></ul> |
| AUG '17 - APR '18 | <p>Senior Student Representative at CODECHEF CAMPUS CHAPTER, BITS Pilani, India</p> <ul style="list-style-type: none"><li>• Re-established the inactive campus chapter.</li><li>• Competitive Programming SIG</li></ul>   |

## AWARDS

---

|         |  |
|---------|--|
| MAR '18 | <p>Best Paper Award, Electronics &amp; Communication, APOGEE 2018<br/>Department of Paper Presentation &amp; Evaluation, BITS Pilani</p> |
| FEB '13 | <p>National Talent Search Examination Scholarship<br/>National Council Of Educational Research And Training, Government of India</p>     |