Kshitii Khandelwal

(Updated, 19-Aug-2018)

About me

Ashok 271, BITS Pilani, Rajasthan - 333031 ADDRESS:

kshitijgokul@gmail.com | f2015156@pilani.bits-pilani.ac.in EMAIL:

• Computer Architecture • Digital VLSI Design • Real Time Systems **INTERESTS:**

• English (fluent) • Hindi (fluent) • Marathi (fluent) LANGUAGES:

5-Oct-1997 (20 Years Old) DATE OF BIRTH: PHONE: (+91) 94218 81230

EDUCATION

Senior Year, BE. (Hons.) in Electrical and Electronics Engineering Current

Aug '15 - Jul '19 (Exp.) Birla Institute of Technology and Science, Pilani, Pilani, India CGPA: 8.368/10

University Coursework

Electronics (Digital)	Electronics (Analog)	Electrical
Digital Design	Electronic Devices	Electrical Sciences
Microprocessors & Interfacing	Micro-electronic Circuits	Electrical Machines
Digital VLSI Design	Analog VLSI Design	Control Systems
Computer Architecture	Analog Electronics	Power Electronics
Real Time Systems	•	Power Systems

Mathematics Communication Signals and Systems Multivariate Calculus & Vector Fields

Digital Signal Processing Probability & Statistics

Communication Systems Linear Algebra & Complex Analysis **Miscellaneous** Neural Networks & Fuzzy Logic

Quantum Info. Theory & Computation Intro. to Astronomy & Astrophysics

SKILLS

Tools

• System Verilog • MATLAB • C++ • Assembly (MASM & DebugX) • Python • Perl • HTML • CSS **PROGRAMMING**

> • AGI Satellite Tool Kit • Vivado Design Suite • ModelSim • Microwind • LTSpice • Agilent ADS • iVerilog • Simulink • EagleCAD PCB • Proteus Design Suite • Cadence Virtuoso • Verilator

WORK EXPERIENCE

Current Lead Engineer, Satellite Development at Pixxel

FEB '18 Team Pixxel is a student team from BITS Pilani working on developing a constellation of nanosatellites for remote sensing operations. I oversee the design and development of the FireFly nanosatellite as a Systems Engineer. I

work on Electrical Power Subsystem on Li-ion battery management.

Teaching Assistant for CS F342 - Computer Architecture, BITS Pilani, India Aug '18 - Dec '18

> Teaching Assistant for the Computer Architecture course for Fall 18-19 being taught by Dr. Sudeept Mohan, BITS Pilani. Tasks involved teaching a Verilog HDL to a batch of 50 students and evaluating their performance

regularly.

JAN '18 - MAY '18 Teaching Assistant for EEE F244 - Microelectronic Circuits, BITS Pilani, India

> Teaching Assistant for the Microelectronic Circuits course for Spring 17-18 being taught by Dr. Anu Gupta, BITS Pilani. Tasks involve training a batch of 250+ students in the use of EDA tools. Introduced use of GitHub for

maintaining the repository for the course.

APR '17 - FEB '18 Control Systems Engineer at Hyperloop India, India

> Designed and Implemented the Control Algorithm for Braking and Trajectory of the OrcaPod. Hyperloop India is the only Indian team and one of the only 24 University teams worldwide to have presented their Pod at SpaceX Competition Weekend II, 2017 in Los Angeles, CA.

MAY '17 - JUL '17 Research Intern at SOLID STATE PHYSICS LABORATORY (SSPL - DRDO), New Delhi, India

> Worked on designing Microstrip Filters for RF Applications. Designed, simulated and optimized a L-Band Microstrip Low Pass Filter using Agilent ADS.

PROJECTS

Current Aug '18

Reducing Power Consumption of a 4-stage pipelined RISC-V core with DSP extensions Design Project (Dr. Chandra Shekhar), BITS Pilani, India

The Design Project involves working on improving PULP's 4-stage piplined RI5CY implementation of RISC-V ISA in terms of power consumption and the subsequent simulation and implementation of the same on an FPGA. The project is being completed using Vivado Design Suite.

MAR - APR '18

Design of a 16-bit Multicycle RISC Microprocessor

Course Project (Computer Architecture), BITS Pilani, India

Designed, implemented & tested an optimized 16 bit multicycle RISC Processor to support a total of 18 instructions including R-Type, memory, jump, branch, logical and shift instructions. The project was coded in Verilog HDL and tested initially using iVerilog and GTKwave and later using Modelsim. (GitHub)

Oct - Nov '17

LPC for Formant Analysis of Concurrent Vowels

Course Project (Digital Signal Processing), BITS Pilani, India

The project focuses on understanding the effects of noise on the formant representations of both single and concurrent vowels and using Linear Predictive Coding (LPC) and Speech Spectrum Shaped Noise. Further, an attempt was made to understand which vowels (both single and concurrent) are more susceptible to noise. (GitHub)

Oct - Nov '17

Transmission Gate Based Design to Implement Boolean Function

Course Project (Analog & Digital VLSI Design), BITS Pilani, India

Designed and implemented a Transmission Gate based model to implement a Boolean Function while minimizing the area and power consumption.

Oct - Nov '17

Design of a High Gain Two Stage Telescopic Operational Amplifier

Course Project (Analog & Digital VLSI Design), BITS Pilani, India

Designed a high gain two stage telescopic operational amplifier with a phase margin of 60 degrees, ICMR from 0.9V to 2.2V for a VDD of 2.5V and a 3 dB bandwidth of 100 KHz using LT Spice.

MAY - JUL '17

Design of Low-Pass Microstrip L-Band Filter

Internship Project, Solid State Physics Laboratory (SSPL), Defence Research & Development Organization (DRDO), New Delhi, India

The Project involved design of an optimum L-Band Low-Pass Filter, EM Simulation, and fault-analysis of the same using Agilent ADS. (Certificate)

JAN - APR '17

Soft Computing in Electromagnetics

Study Project (Dr. Navneet Gupta), BITS Pilani, India

Optimization of Gain and Directivity of Microstrip Patch Antenna Arrays using Artificial Neural Networks and Bacterial Foraging Optimization. (Letter of Recommendation)

Affiliations

AUG '15 - APR '18

Chair (Operations) at ACM STUDENT CHAPTER, BITS Pilani, India

• Won the Best Association for Computing Machinery (ACM) India Student Chapter Award, thrice in a row. • Supervised Special Interest Groups on Cryptography and Linux.

AUG '17 - APR '18

Senior Student Representative at Codechef Campus Chapter, BITS Pilani, India

• Re-established the inactive campus chapter. • Competitive Programming SIG

AWARDS

Mar '18

Best Paper Award, Electronics & Communication, APOGEE 2018

Department of Paper Presentation & Evaluation, BITS Pilani

FEB '13

National Talent Search Examination Scholarship

National Council Of Educational Research And Training, Government of India