

May 2014

#### FOD8333

# Input LED Drive, 2.5 A Output Current, IGBT Drive Optocoupler with Desaturation Detection, Isolated Fault Sensing, Active Miller Clamp, and Automatic Fault Reset

#### **Features**

- Input LED Drive Facilitates Receiving Digitally Encoded Signals from PWM Output
- Optically Isolated Fault-Sensing Feedback
- Active Miller Clamp to Shut Off IGBT During High dv/dt without Negative Supply Voltage
- High Noise Immunity Characterized by Common Mode Rejection 35 kV/µs Minimum, V<sub>CM</sub> = 1500 V<sub>PEAK</sub>
- 2.5 A Peak Output Current Driving Capability for Medium Power IGBT
  - P-Channel MOSFETs at Output Stage Enable Output Voltage Swing Close to Supply Rail (Rail-to-Rail Output)
  - Wide Supply Voltage Range: 15 V to 30 V
- Integrated IGBT Protection
  - Desaturation Detection
  - "Soft" IGBT Turn-Off
  - Automatic Fault Reset after Fixed Mute Time, Typically 33 µs
  - Under-Voltage Lockout (UVLO) with Hysteresis
- Fast Switching Speed Over Full Operating Temperature Range
  - 250 ns Maximum Propagation Delay
  - 100 ns Maximum Pulse Width Distortion
- Extended Industrial Temperate Range:
  - –40°C to 100°C
- Safety and Regulatory Approvals
  - UL1577, 4,243  $\ensuremath{V_{RMS}}$  for 1 Minute
  - DIN-EN/IEC60747-5-5:
    - 1,414  $V_{PEAK}$  Working Insulation Voltage Rating 8,000  $V_{PEAK}$  Transient Isolation Voltage Rating
- 8 mm Creepage and Clearance Distances

#### **Applications**

- AC and Brushless DC Motor Drive
- Industrial Inverter
- Uninterruptible Power Supply
- Induction Heating
- Isolated IGBT/Power MOSFET Gate Drive

#### **Description**

The FOD8333 is an advanced 2.5 A output current IGBT drive optocoupler capable of driving medium-power IGBTs with ratings up to 1,200 V and 150 A. It is suited for fast-switching driving of power IGBTs and MOSFETs in motor-control inverter applications and high-performance power systems. The FOD8333 offers protection features necessary for preventing fault conditions that lead to destructive thermal runaway of IGBTs.

The device utilizes Fairchild's proprietary Optoplanar® coplanar packaging technology and optimized IC design to achieve reliable high isolation and high noise immunity, characterized by high common-mode rejection and power supply rejection specifications. The device is housed in a wide-body, 16-pin, small-outline, plastic package.

The gate-driver channel consists of an aluminum gallium arsenide (AlGaAs) light-emitting diode (LED) optically coupled to an integrated high-speed driver circuit with a low-R<sub>DS(ON)</sub> MOSFET output stage. The fault-sense channel consists of an AlGaAs LED optically coupled to an integrated high-speed feedback circuit for fault sensing.

#### **Related Resources**

- FOD8316—2.5 A Output Current, IGBT Drive
  Optocoupler with Desaturation, Isolated Fault Sensing
- FOD8318—2.5 A Output Current, IGBT Drive
  Optocoupler with Active Miller Clamp, Desaturation
  Detection, and Isolated Fault Sensing
- FOD8332—Input LED Drive, 2.5 A Output Current,

  IGBT Drive Optocoupler with Desaturation Detection,

  Isolated Fault Sensing, and Active Miller Clamp
- AN-3009—Standard Gate-Driver Optocouplers

#### **Truth Table**

LED	UVLO (V <sub>DD</sub> – V <sub>E</sub> )	DESAT Detected?	FAULT <sup>(1)</sup>	v <sub>o</sub>
X	Active	X	HIGH	LOW
On	Not Active	Yes	LOW	LOW
Off	X	X	HIGH	LOW
On	Not Active	No	HIGH	HIGH

#### Note:

1. FAULT pin is connected to a pull-up resistor.

# **Pin Configuration**




Figure 1. Pin Configuration

#### **Pin Definitions**

Pin #	Name	Description
1	GND	Ground for Fault-Sense Optocoupler
2	V <sub>CC</sub>	Positive Supply Voltage (3 V to 15 V) for Fault Sense Optocoupler
3	FAULT	Fault-Sense Output
4	GND	Ground for Fault-Sense Optocoupler
5	V <sub>LED1</sub> -	LED1 Cathode
6	V <sub>LED1+</sub>	LED1 Anode
7	V <sub>LED1+</sub>	LED1 Anode
8	V <sub>LED1</sub> -	LED1 Cathode
9	V <sub>SS</sub>	Negative Output Supply Voltage
10	V <sub>CLAMP</sub>	Clamp Supply Voltage
11	V <sub>O</sub>	Gate-Drive Output Voltage
12	V <sub>SS</sub>	Negative Output Supply Voltage
13	V <sub>DD</sub>	Positive Output Supply Voltage
14	DESAT	Desaturation Voltage Input
15	V <sub>LED2+</sub>	LED2 Anode (Do not connect. Leave floating.)
16	VE	Output Supply Voltage/IGBT Emitter




Figure 2. Functional Block Diagram

# **Safety and Insulation Ratings**

As per DIN EN/IEC 60747-5-5, this optocoupler is suitable for "safe electrical insulation" only within the safety limit data. Compliance with the safety ratings must be ensured by means of protective circuits.

Symbol	Parameter	Min.	Тур.	Max.	Unit
	Installation Classifications per DIN VDE 0110/1.89 Table 1				
	Rated Mains Voltage < 150 V <sub>RMS</sub>		I–IV		
	Rated Mains Voltage < 300 V <sub>RMS</sub>		I–IV		
	Rated Mains Voltage < 450 V <sub>RMS</sub>		I–IV		
	Rated Mains Voltage < 600 V <sub>RMS</sub>		I–IV		
	Rated Mains Voltage < 1000 V <sub>RMS</sub>		I–III		
	Climatic Classification		40/100/21		
	Pollution Degree (DIN VDE 0110/1.89)		2		
CTI	Comparative Tracking Index (DIN IEC 112/VDE 0303 Part 1)	175			
V <sub>PR</sub>	Input-to-Output Test Voltage, Method b, $V_{IORM} \times 1.875 = V_{PR}$ , 100% Production Test with $t_m = 1$ s, Partial Discharge < 5 pC	2651			V <sub>peak</sub>
	Input-to-Output Test Voltage, Method a, $V_{IORM} \times 1.6 = V_{PR}$ , Type and Sample Test with $t_m = 10$ s, Partial Discharge < 5 pC	2262			V <sub>peak</sub>
V <sub>IORM</sub>	Maximum Working Insulation Voltage	1414			V <sub>peak</sub>
V <sub>IOTM</sub>	Highest Allowable Over Voltage	8000	(		V <sub>peak</sub>
	External Creepage	8.0			mm
	External Clearance	8.0			mm
	Insulation Thickness	0.5			mm
	Safety Limit Values – Maximum Values in Failure;				
T <sub>Case</sub>	Case Temperature	150			°C
	Safety Limit Values – Maximum Values in Failure;				
P <sub>S,INPUT</sub>	Input Power	100			mW
	Safety Limit Values – Maximum Values in Failure;				
P <sub>S,OUTPUT</sub>	Output Power	600			mW
R <sub>IO</sub>	Insulation Resistance at T <sub>S</sub> , V <sub>IO</sub> = 500 V	10 <sup>9</sup>			Ω

## **Absolute Maximum Ratings**

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.  $T_A = 25^{\circ}C$  unless otherwise specified.

Symbol	Parameter	Value	Units
T <sub>STG</sub>	Storage Temperature	-40 to +125	°C
T <sub>OPR</sub>	Operating Temperature	-40 to +100	°C
TJ	Junction Temperature	-40 to +125	°C
T <sub>SOL</sub>	Lead Solder Temperature (not certified for wave immersion)	260 for 10 s	°C
	Refer to reflow temperature profile on page 31		
PDI	Input Power Dissipation <sup>(2)(3)</sup>	45	mW
PD <sub>O</sub>	Output Power Dissipation <sup>(3)(4)</sup>	600	mW
Gate Drive Cha	nnel		
I <sub>F(AVG)</sub>	Average Input Current	25	mA
I <sub>F(PEAK)</sub>	Peak Transient Forward Current (Pulse Width < 1 µs)	1.0	Α
I <sub>OH(PEAK)</sub>	Peak Output High Current <sup>(5)</sup>	3.0	А
I <sub>OL(PEAK)</sub>	Peak Output Low Current <sup>(5)</sup>	3.0	А
V <sub>R</sub>	Reverse Input Voltage	5.0	V
$V_E - V_{SS}$	Negative Output Supply Voltage <sup>(6)</sup>	-0.5 to 15	V
V <sub>DD</sub> – VE	Positive Output Supply Voltage	-0.5 to 35 – (V <sub>E</sub> – V <sub>SS</sub> )	V
V <sub>O(PEAK)</sub> – V <sub>SS</sub>	Gate Drive Output Voltage	-0.5 to 35	V
V <sub>DD</sub> -V <sub>SS</sub>	Output Supply Voltage	-0.5 to 35	V
V <sub>DESAT</sub>	Desaturation Voltage	V <sub>E</sub> to V <sub>E</sub> + 25	V
I <sub>DESAT</sub>	Desaturation Current	60	mA
V <sub>CLAMP</sub> - V <sub>SS</sub>	Active Miller Clamping Voltage	-0.5 to 35	V
I <sub>CLAMP</sub>	Peaking Clamping Sinking Current	1.7	Α
$t_{R(IN)}, t_{F(IN)}$	Input Signal Rise and Fall Time	500	ns
Fault Sense Ch	annel		
V <sub>CC</sub>	Positive Input Supply Voltage	-0.5 to 20	V
V <sub>FAULT</sub>	FAULT Output Voltage	-0.5 to 20	V
I <sub>FAULT</sub>	FAULT Output Current	16.0	mA

#### Notes:

- 2. No derating required across temperature range.
- 3. Functional operation under these conditions is not implied. Permanent damage may occur if the device is subjected to conditions outside these ratings.
- 4. Derate linearly above 25°C, free air temperature at a rate of 6.2 mW/°C.
- 5. Maximum pulse width =  $10 \mu s$ .
- 6. This negative output supply voltage is optional. It is only needed when negative gate drive is implemented.

Active Miller Clamp, and Automatic Fault Reset

## **Recommended Operating Conditions**

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings.

Symbol	Parameter	Min.	Max.	Unit
T <sub>A</sub>	Ambient Operating Temperature	-40	+100	°C
I <sub>F(ON)</sub>	Input Current (ON)	7	16	mA
V <sub>F(OFF)</sub>	Input Voltage (OFF)	-3.6	0.8	V
V <sub>CC</sub>	Supply Voltage	3	15	V
V <sub>DD</sub> – V <sub>SS</sub>	Total Output Supply Voltage	15	30	V
$V_{DD} - V_{E}$	Positive Output Supply Voltage <sup>(7)</sup>	15	30 - (V <sub>E</sub> - V <sub>SS</sub> )	V
V <sub>E</sub> -V <sub>SS</sub>	Negative Output Supply Voltage	0	15	V
t <sub>PW</sub>	Input Pulse Width	500		ns

#### Note:

#### **Isolation Characteristics**

Apply over all recommended conditions; typical value is measured at  $T_A = 25$ °C.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units
V <sub>ISO</sub>	Input-Output Isolation Voltage	$T_A = 25^{\circ}\text{C}$ , Relative Humidity < 50%, t = 1.0 minute, $I_{I\text{-O}} \le 10~\mu\text{A}$ , 50 Hz (8)(9)(10)	4,243			V <sub>RMS</sub>
R <sub>ISO</sub>	Isolation Resistance	$V_{I-O} = 500 V^{(8)}$		10 <sup>11</sup>		
C <sub>ISO</sub>	Isolation Capacitance	$V_{I-O} = 0 \text{ V}$ , Frequency = 1.0 MHz <sup>(8)</sup>		1		pF

#### Notes:

- 8. Device is considered a two-terminal device: pins 1 to 8 are shorted together and pins 9 to 16 are shorted together.
- 9. 4,243 V<sub>RMS</sub> for 1-minute duration is equivalent to 5,091 V<sub>RMS</sub> for 1-second duration.
- 10. The input-output isolation voltage is a dielectric voltage rating per UL1577. It should not be regarded as an input-output continuous voltage rating. For the continuous working voltage rating, refer to equipment-level safety specification or DIN EN/IEC 60747-5-5 Safety and Insulation Ratings Table on page 4.

<sup>7.</sup> During power up or down, ensure that both the input and output supply voltages reach the proper recommended operating voltages to avoid any momentary instability at the output state.

#### **Electrical Characteristics**

Apply over all recommended conditions; typical value is measured at  $V_{CC}$  = 5 V,  $V_{DD} - V_{SS}$  = 30 V,  $V_E - V_{SS}$  = 0 V, and  $T_A$  = 25°C; unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units	Figure
Gate Drive Cha	nnel					1	
V <sub>F</sub>	Input Forward Voltage	I <sub>F</sub> = 10 mA	1.10	1.45	1.80	V	5
$\Delta(V_F/T_A)$	Temperature Coefficient of Forward Voltage			-1.5		mV/°C	
$BV_R$	Input Reverse Breakdown Voltage	Ι <sub>R</sub> = 10 μΑ	5			V	
C <sub>IN</sub>	Input Capacitance	f = 1 MHz, V <sub>F</sub> = 0 V		60		pF	
I <sub>FLH</sub>	Threshold Input Current, Low to High	$I_{O} = 0 \text{ mA}, V_{O} > 5 \text{ V}$		2.5	7.0	mA	30
V <sub>FHL</sub>	Threshold Input Voltage, High to Low	$I_{O} = 0 \text{ mA}, V_{O} < 5 \text{ V}$	0.8			V	31
I <sub>OH</sub>	High Level Output Current	$V_O = V_{DD} - 3 V$ , $I_F = 10 \text{ mA}$	-1.0	-2.5		А	6, 10, 32
		$V_O = V_{DD} - 6 V,$ $I_F = 10 \text{ mA}^{(11)}$	-2.5			А	
I <sub>OL</sub>	Low Level Output	$V_O = V_{SS} + 3 \text{ V}, I_F = 0 \text{ mA}$	1	3		А	7, 11,
	Current	$V_O = V_{SS} + 6 V,$ $I_F = 0 \text{ mA}^{(12)}$	2.5		\	A	33
I <sub>OLF</sub>	Low Level Output Current During Fault Condition	$V_O - V_{SS} = 14 \text{ V}$	70	125	170	mA	34
V <sub>OH</sub>	High Level Output Voltage	$I_F = 10 \text{ mA},$ $I_O = -100 \text{ mA}^{(13)(14)(15)}$	V <sub>DD</sub> – 1.0	V <sub>DD</sub> – 0.2		V	8, 10, 35
V <sub>OL</sub>	Low Level Output Voltage	$I_F = 0 \text{ mA}, I_O = 100 \text{ mA}$		0.1	0.5	V	9, 11, 36
I <sub>DDH</sub>	High Level Supply Current	V <sub>O</sub> = Open, I <sub>O</sub> = 0 mA		2.5	5.0	mA	12, 13, 37
I <sub>DDL</sub>	Low Level Supply Current	V <sub>O</sub> = Open, I <sub>O</sub> = 0 mA		2.5	5.0	mA	12, 13, 38
I <sub>EL</sub>	V <sub>E</sub> Low Level Supply Current		-0.8	-0.5		mA	38
I <sub>EH</sub>	V <sub>E</sub> High Level Supply Current		-0.50	-0.25		mA	37
I <sub>CHG</sub>	Blanking Capacitor Charge Current	$V_{DESAT} = 2 V^{(15)(16)}$	-0.33	-0.25	-0.13	mA	14, 39
I <sub>DSCHG</sub>	Blanking Capacitor Discharge Current	V <sub>DESAT</sub> = 7 V	10	40		mA	39
V <sub>UVLO+</sub>	Under-Voltage Lockout	$I_F = 10 \text{ mA}, V_O > 5 \text{ V}$	10.8	11.7	12.7	V	40
$V_{UVLO-}$	Threshold <sup>(14)</sup>	$I_F = 10 \text{ mA}, V_O < 5 \text{ V}$	9.8	10.7	11.7	V	
UVLO <sub>HYS</sub>	Under-Voltage Lockout Threshold Hysteresis			1.0		V	
$V_{DESAT}$	DESAT Threshold <sup>(14)</sup>	$V_{DD} - V_{E} > V_{ULVO-}$	6.0	6.5	7.2	V	15, 39
V <sub>CLAMP_</sub> THRES	Clamping Threshold Voltage			2.0		V	41
I <sub>CLAMPL</sub>	Clamp Low Level Sinking Current	$V_O = V_{SS} + 2.5 \text{ V}$	0.35	1.10		А	16, 42

#### **Electrical Characteristics** (Continued)

Apply over all recommended conditions; typical value is measured at  $V_{CC} = 5 \text{ V}$ ,  $V_{DD} - V_{SS} = 30 \text{ V}$ ,  $V_E - V_{SS} = 0 \text{ V}$ , and  $T_A = 25^{\circ}\text{C}$ ; unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units	Figure
Fault Feedba	Fault Feedback Channel						
Іссн	FAULT High Level Supply Current	$I_{F2} = 0$ mA, $V_{\overline{FAULT}} = \text{Open},$ $V_{CC} = 15 \text{ V}$		0.0004	2	μA	43
I <sub>CCL</sub>	FAULT Low Level Supply Current	$I_{F2}$ = 16 mA, $V_{\overline{FAULT}}$ = Open, $V_{CC}$ = 15V		150	200	μΑ	44
I <sub>FAULTH</sub>	FAULT Logic High Output Current	V <sub>FAULT</sub> = V <sub>CC</sub> = 5.5 V		0.02	0.50	μA	45
IFAULTL	FAULT Logic Low Output Current	V <sub>FAULT</sub> = 0.4 V, V <sub>CC</sub> = 5.5 V	1.1			mA	17, 46

#### Notes:

- 11. Maximum pulse width = 10  $\mu$ s, maximum duty cycle = 0.2%.
- 12. Minimum pulse width = 4.99 ms, minimum duty cycle = 99.8%.
- 13.  $V_{OH}$  is measured with the DC load current in this testing (maximum pulse width = 1 ms, maximum duty cycle = 20%). When driving capacitive loads,  $V_{OH}$  approaches  $V_{DD}$  as  $I_{OH}$  approaches zero units.
- 14. Positive output supply voltage (V<sub>DD</sub> V<sub>E</sub>) should be at least 15 V to ensure adequate margin in excess of the maximum under-voltage lockout threshold, V<sub>UVLO+</sub>, of 12.7 V.
- 15. When  $V_{DD} V_{E} > V_{UVLO}$  and the output state  $V_{O}$  is allowed to go HIGH, the DESAT-detection feature is active and provides the primary source of IGBT protection. UVLO is needed to ensure DESAT detection is functional.
- 16. The blanking time,  $t_{BLANK}$ , is adjustable by an external capacitor ( $C_{BLANK}$ ), where  $t_{BLANK} = C_{BLANK} \times (V_{DESAT} / I_{CHG})$ .

#### **Switching Characteristics**

Apply over all recommended conditions; typical value is measured at  $V_{CC} = 5 \text{ V}$ ,  $V_{DD} - V_{SS} = 30 \text{ V}$ ,  $V_E - V_{SS} = 0 \text{ V}$ , and  $T_A = 25^{\circ}\text{C}$ ; unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units	Figure
t <sub>PHL</sub>	Propagation Delay to Logic Low Output <sup>(18)</sup>	Rg = 10 $\Omega$ , Cg =10 nF, f = 10 kHz,	100	135	250	ns	18, 19, 20, 21,
t <sub>PLH</sub>	Propagation Delay to Logic High Output <sup>(19)</sup>	Duty Cycle = 50%, $I_F = 10 \text{ mA},$ $V_{DD} - V_{SS} = 30 \text{ V}^{(17)}$	100	150	250	ns	47
PWD	Pulse Width Distortion,   t <sub>PHL</sub> - t <sub>PLH</sub>   <sup>(20)</sup>	V <sub>DD</sub> = v <sub>SS</sub> = 30 v · /		15	100	ns	47
PDD Skew	Propagation Delay Difference Between Any Two Parts or Channels, ( t <sub>PHL</sub> - t <sub>PLH</sub> ) <sup>(21)</sup>		-150		150	ns	
t <sub>R</sub>	Output Rise Time (10% to 90%)			50		ns	47
t <sub>F</sub>	Output Fall Time (90% to 10%)			50		ns	
t <sub>DESAT(LOW)</sub>	DESAT Sense to DESAT Low Propagation Delay <sup>(24)</sup>	Rg = 10 $\Omega$ , Cg = 10 nF, V <sub>DD</sub> - V <sub>SS</sub> = 30 V		0.25		μs	
t <sub>DESAT(90%)</sub>	DESAT Sense to 90% V <sub>O</sub> Delay <sup>(22)</sup>	$(C_{DESAT} = 100pF, R_F = 4.7 k\Omega, V_{CC} = 5.5 V)$		0.45	0.70	μs	22, 48
t <sub>DESAT(10%)</sub>	DESAT Sense to 10% V <sub>O</sub> Delay <sup>(22)</sup>			2.8	4.0	μs	23, 24, 25, 48
t <sub>DESAT</sub> (FAULT)	DESAT Sense to Low Level FAULT Signal Delay <sup>(23)</sup>			0.5	1.5	μs	26, 48
t <sub>DESAT(MUTE)</sub>	DESAT Input Mute		20	33	45	μs	48
t <sub>UVLO ON</sub>	UVLO Turn-On Delay <sup>(25)</sup>	V <sub>DD</sub> = 20 V in 1.0 ms		4.0		μs	49
t <sub>UVLO</sub> OFF	UVLO Turn-Off Delay <sup>(26)</sup>	Ramp		4.0		μs	
t <sub>GP</sub>	Time-to-Good Power <sup>(27)</sup>	V <sub>DD</sub> = 0 to 30 V in 10 μs Ramp		2		μs	28, 29, 49
CM <sub>H</sub>	Common Mode Transient Immunity at Output High	$\begin{split} T_{A} &= 25^{\circ}\text{C},  V_{CC} = 5  \text{V}, \\ V_{DD} &= 25  \text{V},  V_{SS} = \text{Ground}, \\ C_{F} &= 15  \text{pF},  R_{F} = 4.7  \text{k}\Omega, \\ V_{CM} &= 1500  V_{PEAK} \end{split}$	35	50		kV/μs	51, 52
CM <sub>L</sub>	Common Mode Transient Immunity at Output Low	$\begin{split} T_{A} &= 25^{\circ}\text{C},  V_{CC} = 5  \text{V}, \\ V_{DD} &= 25  \text{V},  V_{SS} = \text{Ground}, \\ C_{F} &= 15  \text{pF},  R_{F} = 4.7  \text{k}\Omega, \\ V_{CM} &= 1500  V_{PEAK} (^{29}) \end{split}$	35	50		kV/μs	50, 53

#### Notes:

- 17. This load condition approximates the gate load of a 1200 V / 150 A IGBT.
- 18. Propagation delay  $t_{PHL}$  is measured from the 50% level on the falling edge of the input pulse to the 50% level of the falling edge of the  $V_O$  signal.
- 19. Propagation delay  $t_{PLH}$  is measured from the 50% level on the rising edge of the input pulse to the 50% level of the rising edge of the  $V_O$  signal.
- 20. PWD is defined as | t<sub>PHL</sub> t<sub>PLH</sub> | for any given device.
- 21. The difference between  $t_{\text{PHL}}$  and  $t_{\text{PLH}}$  between any two parts under same operating conditions with equal loads.
- 22. The length of time the DESAT threshold must be exceeded before V<sub>O</sub> begins to go LOW. This is supply voltage dependent.

- 23. The time from DESAT threshold is exceeded until the FAULT output goes LOW.
- 24. The length of time the DESAT threshold must be exceeded before V<sub>O</sub> begins to go LOW and the FAULT output begins to go LOW.
- 25. The UVLO turn-on delay,  $t_{UVLO\ ON}$ , is measured from the  $V_{UVLO+}$  threshold level of the rising edge of the output supply voltage ( $V_{DD}$ ) to the 5 V level of the rising edge of the  $V_{O}$  signal.
- 26. The UVLO turn-off delay,  $t_{UVLO\ OFF}$ , is measured from the  $V_{UVLO-}$  threshold level of the falling edge of the output supply voltage  $(V_{DD})$  to the 5 V level of the falling edge of the  $V_{O}$  signal.
- 27. The time to good power,  $t_{GP}$ , is measured from the  $V_{UVLO+}$  threshold level of the rising edge of the output supply voltage  $(V_{DD})$  to the 5 V level of the rising edge of the  $V_O$  signal.
- 28. Common-mode transient immunity at output HIGH state is the maximum tolerable negative dVCM/dt on the trailing edge of the common-mode pulse,  $V_{CM}$ , to assure the output remains in HIGH state (i.e.,  $V_{O} > 15 \text{ V}$  or  $V_{FAULT} > 2 \text{ V}$ ).
- 29. Common-mode transient immunity at output LOW state is the maximum positive tolerable dVCM/dt on the leading edge of the common-mode pulse,  $V_{CM}$ , to ensure the output remains in LOW state (i.e.,  $V_{O}$  < 1.0 V or  $V_{FAULT}$  < 0.8 V).

# **Timing Diagrams**




Figure 3.  $t_{PLH}$ ,  $t_{PHL}$ ,  $t_{R}$ , and  $t_{F}$  Timing Diagram




Figure 4. Definitions for DESAT,  $V_O$  and  $\overline{\text{FAULT}}$  Timing Waveforms

## **Typical Performance Characteristics**





Figure 5. Input Forward Current (IF) vs. Voltage (V<sub>F</sub>)



vs. Temperature




Figure 7. Low Level Output Current (IOL) vs. Temperature




Figure 8. High Level Output Voltage (V<sub>OH -</sub> V<sub>DD</sub>) vs. Temperature




Figure 9. Low Level Output Voltage (VOL) vs. Temperature





Figure 10. High Level Output Voltage (V<sub>OH</sub>) vs. High Level Output Current (IOH)



Typical Performance Characteristics (Continued)

Figure 11. Low Level Output Voltage ( $V_{OL}$ ) vs. Low Level Output Current ( $I_{OL}$ )




Figure 12. Output Supply Current (I<sub>DD</sub>) vs. Temperature




Figure 13. Output Supply Current (I<sub>DD</sub>) vs. Voltage (V<sub>DD</sub>)




Figure 14. Blanking Capacitor Charge Current (I<sub>CHG</sub>) vs. Temperature




Figure 15. DESAT Threshold (V<sub>DESAT</sub>) vs. Temperature





Figure 16. Clamp Low Level Sinking Current (I<sub>CLAMPL</sub>) vs. Temperature



#### **Typical Performance Characteristics** (Continued)




Figure 23. DESAT Sense to  $10\% V_O$  Delay  $(t_{DESAT(10\%)})$  vs. Temperature




Figure 24. DESAT Sense to 10% V<sub>O</sub> Delay (t<sub>DESAT(10%)</sub>) vs. Load Resistance (R<sub>q</sub>)




Figure 25. DESAT Sense to 10%  $V_O$  Delay ( $t_{DESAT(10\%)}$ ) vs. Load Capacitance ( $C_g$ )




Figure 26. DESAT Sense to Low Level Fault Signal Delay  $(t_{DESAT}(FAULT))$  vs. Fault Load Resistance  $(R_F)$ 




Figure 27. DESAT Input Mute (t<sub>DESAT(MUTE)</sub>) vs. Temperature




Figure 28. Time-to-Good Power (t<sub>GP</sub>) vs. Temperature

# **Typical Performance Characteristics** (Continued)




Figure 29. Time-to-Good Power (t<sub>GP</sub>) vs. Output Supply Voltage (V<sub>DD</sub>)

#### **Test Circuits**




Figure 30. Threshold Input Current Low-to-High (I<sub>FLH</sub>) Test Circuit




Figure 31. Threshold Input Voltage High-to-Low (V<sub>FHL</sub>) Test Circuit




Figure 32. High Level Output Current (I<sub>OH</sub>) Test Circuit




Figure 33. Low Level Output Current (I<sub>OL</sub>) Test Circuit




Figure 34. Low Level Output Current During Fault Condition (I<sub>OLF</sub>) Test Circuit




Figure 35. High Level Output Voltage (V<sub>OH</sub>) Test Circuit




Figure 36. Low Level Output Voltage (V<sub>OL</sub>) Test Circuit




Figure 37. High Level Supply Current ( $I_{DDH}$ ),  $V_{E}$  High Level Supply Current ( $I_{EH}$ ) Test Circuit




Figure 38. Low Level Supply Current ( $I_{DDL}$ ),  $V_{E}$  Low Level Supply Current ( $I_{EL}$ ) Test Circuit




Figure 39. DESAT Threshold ( $V_{DESAT}$ ), Blanking Capacitor Charge Current ( $I_{CHG}$ ), Blanking Capacitor Discharge Current ( $I_{DSCHG}$ ) Test Circuit




Figure 40. Under-Voltage Lockout Threshold (V<sub>UVLO+</sub> / V<sub>UVLO-</sub>), Under-Voltage Lockout Threshold Hysteresis (UVLO<sub>HYS</sub>) Test Circuit




Figure 41. Clamping Threshold Voltage ( $V_{CLAMP\_THRES}$ ) Test Circuit




Figure 42. Clamp Low Level Sinking Current (I<sub>CLAMPL</sub>) Test Circuit




Figure 43. FAULT High Level Supply Current (I<sub>CCH</sub>) Test Circuit




Figure 44. FAULT Low Level Supply Current (I<sub>CCL</sub>) Test Circuit




Figure 45. FAULT High Level Output Current (IFAULTH) Test Circuit




Figure 46. FAULT Low Level Output Voltage (VFAULTL) Test Circuit




Figure 47. Propagation Delay ( $t_{PLH}$ ,  $t_{PHL}$ ), Rise Time( $t_{R}$ ), Fall Time ( $t_{F}$ ), Pulse Width Distortion (PWD) Test Circuit




Figure 48. DESAT Sense Delay  $(t_{DESAT(90\%)})$ ,  $t_{DESAT(10\%)}$ ),  $t_{DESAT(LOW)}$ ), DESAT Sense to Low Level FAULT Signal Delay  $(t_{DESAT(FAULT)})$ , DESAT Input Mute  $(t_{DESAT(MUTE)})$  Test Circuit




Figure 49. Under-Voltage Lockout Delay (t<sub>UVLO</sub>), Time-to-Good-Power (t<sub>GP</sub>) Test Circuit




Figure 50. Common-Mode Low (CML) LED1-Off Test Circuit




Figure 51. Common-Mode High (CMH) LED1-On Test Circuit




Figure 52. Common-Mode High (CMH) LED2-Off Test Circuit




Figure 53. Common-Mode High (CML) LED2-On Test Circuit

## **Application Information**




Figure 54. Recommended Application Circuit

#### **Functional Description**

The functional behavioral of FOD8333 is illustrated by the detailed internal schematic shown in Figure 55.

Figure 55 and the timing diagrams explain the interaction and sequence of internal and external signals.




Figure 55. Detailed Internal Behavioral Schematic




Figure 56. Operating Relationsip Among Desaturation Voltage (DESAT), Fault Output (FAULT), and Reset Conditions

#### 1. LED Input and Operation Explanation

FOD8333 is an advanced IGBT gate-drive optocoupler capable of driving most 1200 V / 150 A IGBTs and power MOSFETs in motor control and inverter applications. The following section describes driving IGBT, but is also applicable to driving MOSFET. Adjust the  $V_{DD}$  supply based on the gate threshold voltages. Critical protection features and controls are incorporated to simplify the design and improve reliability. The device includes an IGBT desaturation detection protection and a FAULT status output.

This highly integrated device consists of two highperformances AlGaAs LEDs and two integrated circuits. LED1 directly controls the isolated gate driver IC output, while the returned optical signal path is transmitted by LED2, which reports the fault status through the opencollector fault-sense IC output.

The control LED input and the fault-sense IC output can be connected to a standard 3.3 V / 5 V DSP or microcontroller. The gate driver output can be connected to the gate of the power devices on the high-voltage side. A typical recommended application is shown in Figure 54. A typical shunt LED drive can be used to improve noise immunity. The LED is connected in parallel with the bipolar transistor switch, creating a current shunt drive. Common-mode transients from the load coupling via the package capacitance can be coupled into a low-impedance path, either the conducting LED or the on resistance of the conducting bipolar transistor, increasing its noise immunity.

During normal operation, when no fault is detected, LED1 controls the gate driver output.  $V_{\rm O}$  is set to HIGH when the current flowing from the anode to the cathode

(LED1) is greater than  $I_{FLH}$  and the forward voltage  $V_F$  is greater than  $V_F(MIN)$ . The timing relationship between the LED input and gate driver output is illustrated in Figure 3. When a fault is detected, the gate driver output IC immediately enters "soft" turn-off mode, where the output voltage changes slowly from HIGH to LOW state. This also disables the gate control input on the gate driver IC side for a minimum mute time,  $t_{DESAT(MUTE)}$ , of 20 µs.

The FAULT output, which is open-collector configuration, is latched to LOW state to report a fault status to the microcontroller. It is only reset or pulled back to HIGH automatically after the fixed mute time,  $t_{\mbox{\scriptsize DESAT(MUTE)}}$ .

The active Miller clamp function avoids the need of negative gate driving in most applications and allows the use of a simple bootstrap supply for the high-side driver.

#### 2. Gate Driver Output

A pair of PMOS and NMOS make up the output driver stage, which facilitates close to rail-to-rail output swing. This feature allows tight control of gate voltage during on-state and short-circuit conditions.

The output driver can typically sink 2.5 A and source 2.5 A at room temperature. Due to the low  $R_{DS(ON)}$  of the MOSFETs, the power dissipation is lower than bipolar-type driver output stages. The absolute maximum rating of the output peak current,  $I_{O(PEAK)}, \ \ is \ 3$  A. Careful selection of the gate resistor,  $R_G,$  is required to avoid violation of this rating. For charging and discharging, the  $R_G$  value is approximated by:

$$R_{G} = V_{CC} - V_{EE} - V_{OL} / I_{OL(PEAK)}$$
 (1)

As shown in Figure 55, the gate driver output is influenced by signals from the photodetector circuitry, the UVLO comparator, and the DESAT signals. Under no-fault condition, normal operation resumes while the supply voltage is above the UVLO threshold and the output of the photodetector drives the MOSFETs of the output stage. The logic circuitry of the output stage ensures that the push-pull devices are never turned ON simultaneously. When the output of the photodetector is HIGH, output  $\rm V_O$  is pulled to HIGH state by turning on the PMOS. When the output of the photodetector is LOW,  $\rm V_O$  is pulled to LOW state by turning on the 50XNMOS.

When  $V_{DD}$  supply goes below  $V_{UVLO}$ , which is the designated ULVO threshold at the comparator,  $V_{O}$  is pulled to LOW state regardless of photodetector output.

When  $V_{\rm O}$  is HIGH and desaturation is detected,  $V_{\rm O}$  turns off slowly as it is pulled LOW by the 1XNMOS device. The input to the fault-sense circuitry is latched to HIGH state and turns on the LED2. The fault-sense signal remains in HIGH state until LED1 is switched from LOW to HIGH. When  $V_{\rm O}$  goes below 2 V, the 50XNMOS device turns on, clamping the IGBT gate firmly to  $V_{\rm SS}$ .

# 3. Desaturation Protection, FAULT Output and FAULT RESET

Desaturation detection protects the IGBT in short circuit by monitoring the collector-emitter voltage of the IGBT when it's turned on. When the DESAT pin voltage goes above the threshold voltage, a short-circuit condition is detected and the driver output stage executes a "soft" IGBT turn-off and is eventually driven LOW. This sequence is illustrated in Figure 56. The FAULT open-collector output is triggered active LOW to report a desaturation error. The gate driver output is muted for minimum of 20  $\mu s$ . All input LED signals are ignored during the mute period to allow the driver to completely soft shutdown the IGBT. The fault mechanism is reset automatically after the  $t_{\rm DESAT(MUTE)}$  (see Figure 56). During OFF state of the IGBT, or if  $V_{\rm O}$  is LOW, the fault sense circuitry is disabled to prevent false fault signals.

The DESAT comparator should be disabled for a short period (blanking time) before the IGBT turns on to allow the collector voltage to fall below the DESAT threshold.

This blanking period protects against false triggering of the DESAT while the IGBT is turning on. The blanking time is controlled by the internal DESAT charge current, the DESAT voltage threshold, and the external DESAT capacitor (capacitor between DESAT and  $V_{\rm E}$  pin). The nominal blanking time can be calculated using external

capacitance ( $C_{BLANK}$ ), FAULT threshold voltage ( $V_{DESAT}$ ), and DESAT charge current ( $I_{CHG}$ ):

$$t_{BLANK} = C_{BLANK} \times V_{DESAT} / I_{CHG}$$
 (2)

With a recommended 100 pF DESAT capacitor, the nominal blanking time is:

 $100 \text{ pF x } 6.5 \text{ V} / 250 \text{ } \mu\text{A} = 2.6 \text{ } \mu\text{s}$ 

#### 4. Soft Turn-Off

The soft turn-off feature ensures the safe shutdown of the IGBT under fault condition. The gate-driver voltage  $V_O$  turns off the IGBT in a controlled slow manner. This reduces the voltage spike on the collector of the IGBT. Without this, the IGBT would see a heavy spike on the collector, resulting in a permanent damage to the device when it's turned off immediately. The  $V_O$  is pulled to LOW slowly in 4  $\mu s$ .

#### 5. Under-Voltage Lockout (UVLO)

Under-Voltage detection prevents the application of insufficient gate voltage to the IGBT. This could be dangerous, as it would drive the IGBT out of saturation and into the linear operation where losses are very high and the IGBT quickly overheats. This feature ensures proper operation of the IGBTs. The output voltage,  $V_{\rm O}$ , remains LOW irregardless of the inputs, as long as the supply voltage,  $V_{\rm DD}-V_{\rm E}$ , is less than  $V_{\rm UVLO+}$  during power up. When the supply voltage falls below  $V_{\rm UVLO-}$ ,  $V_{\rm O}$  goes LOW, as illustrated in Figure 57.

#### 6. Active Miller Clamp Function

An active Miller clamp feature allows the sinking of the Miller current to ground during a high-dV/dt situation. Instead of driving the IGBT gate to a negative supply voltage to increase the safety margin, the device has a dedicated  $V_{CLAMP}$  pin to control the Miller current. During turn-off, the gate voltage of the IGBT is monitored and the  $V_{CLAMP}$  output is activated when the gate voltage goes below 2 V (relative to  $V_{SS}$ ).

The Miller clamp NMOS transistor is then turned on and provides a low resistive path for the Miller current, which helps prevent a self-turn-on due to the parasitic Miller capacitor in power switches. The clamp voltage is  $V_{SS}$  + 2.5 V, typical for a Miller current up to 1100 mA.

In this way, the  $V_{CLAMP}$  function does not affect the turn-off characteristic. It helps to clamp the gate to the low level throughout the turn-off time. During turn-on, where the input of the driver is activated, the  $V_{CLAMP}$  function is disabled or opened.




Figure 57. Time to Good Power

#### 7. Time to Good Power

During fast power up (e.g. bootstrap power supply), the LED is off and the output of the gate driver should be in the LOW or OFF state. Sometimes, race conditions exist that cause the output to follow  $V_{DD}$  until all of the circuits in the output IC stabilize. This condition can result in output transitions or transients that are coupled to the driven IGBT. These glitches can cause the high- and low-side IGBTs to conduct shoot-through current that can damage the power semiconductor devices.

Fairchild has introduced a initial turn-on delay, called "time to good power." This delay, typically 2  $\mu$ s, is only present during the initial power-up of the device. If the LED is ON during the initial turn-on activation, low-to-high transition at the output of the gate driver only occurs 2  $\mu$ s after the  $V_{DD}$  power is applied.

#### 8. Dual Supply Operation – Negative Bias at V<sub>SS</sub>

The IGBT's off-state noise immunity can be enhanced by providing a negative gate-to-emitter bias when the IGBT is in OFF state. This static off-state bias can be supplied by connecting a separate negative voltage source between the  $V_E$  (pin 16) and  $V_{SS}$  (pin 9 and pin 12). The primary ground reference is the IGBT's emitter connection,  $V_E$  (pin 16). The under-voltage lockout threshold and desaturation voltage detection are referenced to the IGBT's emitter ( $V_E$ ) ground.

The negative voltage supply at  $V_{SS}$  appears at the gate drive output,  $V_O$ , when in LOW state. When the input drives the output HIGH, the output voltage,  $V_O$ , has the potential of the  $V_{DD}$  and  $V_{SS}$ . Proper power supply bypass capacitors are added to provide paths for the instantaneous gate charging and discharging currents. The Schottky diode is recommended connected between  $V_E$  and  $V_{SS}$  to protect against a reverse voltage greater than 0.5 V. The  $V_{CLAMP}$  (pin 10) should be connected to  $V_{SS}$  when not in use.

#### 9. DESAT Pin Protection

During turn off, especially with inductive load, a large instantaneous forward-voltage transient can appear on the freewheeling diode of the IGBT. A large negative voltage spike on the DESAT pin can result and draw substantial current out of the gate driver IC if there is not current-limiting resistor. To limit this current, a 100  $\Omega$  to 1 k $\Omega$  resistor should be inserted in series with the DESAT diode. The added resistance does not change the DESAT threshold or the DESAT blanking time.

The DESAT diode protects the gate driver IC from high voltages when the IGBT is turning off, while allowing a forward  $I_{CHG}$  current of 250  $\mu A$  to be conducted to sense the IGBT's saturated collector to emitter voltage when the IGBT is turned on. A fast-recovery diode,  $t_{rr}$  below 75 ns, with sufficient reverse-voltage rating, should be used. Fairchild offers many of these ultra-fast diodes/rectifiers, such as ES1J-600V, with  $t_{rr}$  at 35 ns.

If two diodes or more are used, the required maximum reverse voltage can be reduced by half or accordingly. This modifies the trigger level for a fault condition. The sum of the DESAT diode forward-voltage and the IGBT collector-emitter  $V_{\text{CE}}$  voltage form the voltage at the DESAT pin. The trigger level for a fault condition given by:

$$V_{CE@FAULT} = V_{DESAT} - n \times V_{F}$$
 (3)

where n is the number of the DESAT diodes.

#### 10. Pull-Up Resistor on FAULT Pin

The FAULT pin is an open-collector output and can be connected as wire-OR operation with other types of protection (e.g., over-temperature, over-voltage, over-current) to alert the microcontroller. Being an open-collector output, it requires a pull-up resistor to provide a normal high output voltage level. This resistor value must be properly considered based on various IC interface requirements. The sinking current capability is given by IFALIITI.

# 11. Increasing the Output Drive Current Using an External Booster Stage

If larger gate drive capability is needed for large IGBT modules or parallel operation, an output booster stage may be added to driver for optimum performance.

A possible implementation is by a discrete NPN/PNP totem-pole configuration. These booster transistors should be fast switching and have sufficient current gain to deliver the desired peak output current.




Figure 58. Output Booster Stage for Increased Output Drive Current


# **Ordering Information**

Part Number	Package	Packing Method
FOD8333	SO 16-Pin	Tube (50 units per tube)
FOD8333R2	SO 16-Pin	Tape and Reel (750 units per reel)
FOD8333V	SO 16-Pin, DIN EN/IEC 60747-5-5 Option	Tube (50 units per tube)
FOD8333R2V	SO 16-Pin, DIN EN/IEC 60747-5-5 Option	Tape and Reel (750 units per reel)



All packages are lead free per JEDEC: J-STD-020B standard.

# **Marking Information**



Defini	Definitions					
1	Fairchild logo					
2	Device number, e.g., '8333' for FOD8333					
3	DIN EN/IEC60747-5-5 Option (only appears on component ordered with this option) (pending approval)					
4	Plant code, e.g., 'D'					
5	Alphabetical year code, e.g., 'E' for 2014					
6	Two-digit work week ranging from '01' to '53'					
7	Lot traceability code					
8	Package assembly code, e.g., 'J'					

#### **Reflow Profile**







Figure 59. Relow Profile

Profile Freature	Pb-Free Assembly Profile
Temperature Minimum (T <sub>smin</sub> )	150°C
Temperature Maximum (T <sub>smax</sub> )	200°C
Time (t <sub>S</sub> ) from (T <sub>smin</sub> to T <sub>smax</sub> )	60-120 seconds
Ramp-up Rate (t <sub>L</sub> to t <sub>P</sub> )	3°C/second maximum
Liquidous Temperature (T <sub>L</sub> )	217°C
Time (t <sub>L</sub> ) Maintained Above (T <sub>L</sub> )	60-150 seconds
Peak Body Package Temperature	260°C +0°C / -5°C
Time (t <sub>P</sub> ) within 5°C of 260°C	30 seconds
Ramp-Down Rate (T <sub>P</sub> to T <sub>L</sub> )	6°C/second maximum
Time 25°C to Peak Temperature	8 minutes maximum







#### NOTES: UNLESS OTHERWISE SPECIFIED

- A) DRAWING REFERS TO JEDEC MS-013, VARIATION AA.
- B) ALL DIMENSIONS ARE IN MILLIMETERS.
- C) DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH AND TIE BAR PROTRUSIONS
- D) DRAWING CONFORMS TO ASME Y14.5M-1994
- E) LAND PATTERN STANDARD: SOIC127P1030X275-16N
- F) DRAWING FILE NAME: MKT-M16FREV2





#### TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

AccuPower™ F-PFS™ AttitudeEngine™ FRFET®

Global Power Resource<sup>SM</sup> Awinda<sup>®</sup> AX-CAP®\* GreenBridge™

BitSiC™ Green FPS™ Build it Now™ Green FPS™ e-Series™

CorePLUS™ Gmax™ CorePOWER™  $\mathsf{GTO}^{\mathsf{TM}}$ CROSSVOLT™ IntelliMAX™ CTL™ ISOPLANAR™

Current Transfer Logic™ Making Small Speakers Sound Louder

**DEUXPEED®** and Better™ Dual Cool™ MegaBuck™ EcoSPARK® MIČROCOUPLER™ EfficientMax™ MicroFET™

**ESBC™** MicroPak™ **-**® MicroPak2™ MillerDrive™ Fairchild® MotionMax™ Fairchild Semiconductor® MotionGrid® FACT Quiet Series™ MTi<sup>®</sup> FACT<sup>®</sup> MTx® FastvCore™

MVN® FETBench™ mWSaver® OptoHiT™ OPTOLOGIC® OPTOPLANAR®

Power Supply WebDesigner™ PowerTrench®

PowerXSTI

Programmable Active Droop™ OFFT

QS™ Quiet Series™ RapidConfigure™

Saving our world, 1mW/W/kW at a time™

SignalWise™ SmartMax™ SMART START™

Solutions for Your Success™

SPM® STEALTH™ SuperFET® SuperSOT™-3 SuperSOT™-6 SuperSOT™-8 SupreMOS® SyncFET™ Sync-Lock™

TinyBoost<sup>®</sup> TinyBuck<sup>®</sup> TinyCalc™ TinyLogic<sup>®</sup> TINYOPTO™ TinvPower™ TinyPWM™ TinyWire™ TranSiC™ TriFault Detect™ TRUECURRENT®\* սSerDes™

SYSTEM SYSTEM

UHC

Ultra FRFET™ UniFET™ VCX™ VisualMax™ VoltagePlus™ XSTM. Xsens™ 仙童®

FPS™

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. TO OBTAIN THE LATEST, MOST UP-TO-DATE DATASHEET AND PRODUCT INFORMATION, VISIT OUR <u>AIRCHILDSEMI.COM.</u> FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

Unless otherwise specified in this data sheet, this product is a standard commercial product and is not intended for use in applications that require extraordinary levels of quality and reliability. This product may not be used in the following applications, unless specifically approved in writing by a Fairchild officer: (1) automotive or other transportation, (2) military/aerospace, (3) any safety critical application - including life critical medical equipment - where the failure of the Fairchild product reasonably would be expected to result in personal injury, death or property damage. Customer's use of this product is subject to agreement of this Authorized Use policy. In the event of an unauthorized use of Fairchild's product, Fairchild accepts no liability in the event of product failure. In other respects, this product shall be subject to Fairchild's Worldwide Terms and Conditions of Sale, unless a separate agreement has been signed by both Parties.

#### **ANTI-COUNTERFEITING POLICY**

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com,

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

#### PRODUCT STATUS DEFINITIONS

#### Definition of Terms

Definition of Terms		
<b>Datasheet Identification</b>	Product Status	Definition
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.

Rev 177

<sup>\*</sup> Trademarks of System General Corporation, used under license by Fairchild Semiconductor.