Pipeline Technique & Branch Prediction Implementation



Computer Architecture 101 – Day 1

Наі Сао

Dept. of Electronics HCMC University of Technology – VNU-HCM


rev 1.0

Table of contents

- 1. Pipeline Idealism
- 2. Pipelined Processor
- 3. Hazards
- 4. Branch Prediction


Pipeline Idealism

Laundry Analogy



- 1. Place one dirty load of clothes in the washer.
- 2. When the washer is finished, place the wet load in the dryer.
- 3. When the dryer is finished, place the dry load on a table and fold.
- 4. When folding is finished, ask your roommate to put the clothes away.


Laundry Analogy




- 1. **Throughput** increased by 4
- 2. Latency of a load remains unchanged.
- \Rightarrow If the number of loads increases, with higher **throughput**, the completion time decreases.

Motivation

- ► Increase throughput without additional hardware.
- ► Allow multiple instructions to overlap in execution.





Performance and Cost

Given: A system requires *G* gates and takes *T* time to execute. If the system is pipelined, each stage introduces an additional *L* flip-flops/latches, which require *S* time. With *k* is the number of stages:

- 1. **Throughput/Performance** is the number of tasks processed in a second.
 - Nonpipelined:

$$P_{nonpilelined} = \frac{1}{T+S}$$

Pipelined:

$$P_{pipelined} = \frac{1}{T/k + S}$$

- 2. **Cost** refers to the total count of combinational logic gates, which influences the power consumption.
 - ► Nonpipelined:

$$C_{nonpilelined} = G + L$$

Pipelined:

$$C_{pipelined} = G + Lk$$

Trade-off


$$y = \frac{Cost}{Performance}$$

$$= (Lk + G) \left(\frac{T}{k} + S\right)$$

$$= LT + GS + LSk + \frac{GT}{k}$$

$$\frac{dy}{dk} = LS - \frac{GT}{k^2}$$

$$\Rightarrow k_{opt} = \sqrt{\frac{LS}{GT}}$$




Pipelined Processor

Instruction Pipelining

Each RISC-V instruction is simple and generally needs 5 steps/stages:

- **F** Fetch instruction from memory.
- **D Decode** instruction and read data from Regfile.
- X Execute the operation or compute an address for memory related instructions.
- *M* **Memory** is accessed for loading or storing data.
- W Write Back data to Regfile.

Instructions	F	D	Х	M	W
ALU	√	√	√		✓
Load	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark
Store	\checkmark	\checkmark	\checkmark	\checkmark	
Branch	\checkmark	\checkmark	\checkmark		\checkmark
JAL	\checkmark		\checkmark		\checkmark
JALR	\checkmark	\checkmark	\checkmark		\checkmark



Instruction clas	ss		ructio etch	n	Regis		ALI opera		Data access		ister rite	Total time
Load doubleword (Id	l)	200 p)S		100 p	s	200 ps		200 ps	100	os	800 ps
Store doubleword (s	d)	200 p	s		100 p	s	200 ps		200 ps			700 ps
R-format (add, sub, and, or)				100 p	S	200 ps			100	os	600 ps	
Branch (beq)		200 p	s		100 p	S	200 ps					500 ps
Program execution order (in instructions)		200	400)	600	80	00 10	000	1200	1400	1600	1800
ld x1, 100(x4)	nstruction fetch	Reg	ALU	- 1	Data	Reg						
ld x2, 200(x4)			800 p	os		•	Instruction fetch	Reg	ALU	Data access	Reg	
ld x3, 400(x4)							4		800 ps		In:	struction fetch
Program		200	400		600	0.	00 10	000	1200	1400	8	00 ps
execution Time – order (in instructions)		1	400	'	1	01	JU 10	1	1200	1400		
ld x1, 100(x4)	nstruction fetch	on	Reg	ALU		ata cess	Reg					
ld x2, 200(x4)	200 ps	Instru fet	ction ch	F	Reg A	LU	Data access	Reg				
ld x3, 400(x4)		200	ps	struc fetch		Reg	ALU	Da acce	IReal			
*			2	200 p	os 20	0 ps	200 ps	200	ps 200	ps		

Speed-up

Given:

- *m* the number of instructions
- *n* the number of pipelined stages
- t the required time of each stage to complete

The completed time

without pipelining *mnt*

with pipelining (m + n - 1)t

$$S(n) = \frac{mnt}{(m+n-1)t} = \frac{mn}{m+n-1}$$
$$\lim_{m \to \infty} S(n) = n$$

Exercise

Given: A 5-stage pipelined processor with completed time of each stage as below


$$t_F = 200 \text{ ps}$$

 $t_D = 300 \text{ ps}$
 $t_X = 250 \text{ ps}$
 $t_M = 200 \text{ ps}$
 $t_W = 150 \text{ ps}$

Questions:


- 1. Before pipelined, what is the maximum frequency of this processor (f_{SC})?
- 2. What is the maximum frequency of this processor (f_{PL})?
- 3. If this pipelined processor runs a program of 2300 lines of instruction, how long will it take to complete the program (T)?

Seperating Stages




LOAD in IF Stage






LOAD in ID Stage






LOAD in EX Stage







LOAD in MEM Stage




LOAD in WB Stage



How to Wire RegWren




How to Wire RegWren



Pipelining





Pipelining




Program execution order (in instructions)

ld x10, 40(x1)	Instruction fetch	Instruction decode	Execution	Data access	Write-back				
sub x11, x2, x3		Instruction fetch	Instruction decode	Execution	Data access	Write-back			
add x12, x3, x4			Instruction fetch	Instruction decode	Execution	Data access	Write-back		
ld x13, 48(x1)				Instruction fetch	Instruction decode	Execution	Data access	Write-back	_
add x14, x5, x6					Instruction fetch	Instruction decode	Execution	Data access	Write-back


Computer Architecture 203 Pipeline & Branch Prediction 24 / 64

Pipelining







How to Wire Control Signals



How to Wire Control Signals



How to Wire Control Signals






Hazards

Hazards happen when an instruction cannot execute in the expected cycle. There are two types of hazard

- ► Pipeline hazards
 - ► Structural hazard
 - Data hazard
- Control hazard (or Branch hazard)

Structural Hazard



When a planned instruction cannot be executed at the proper clock cycle because the data needed for the execution are not yet available.

Read after Write

```
add r5, r3, r2
add r6, r5, r1
```

In this example, the second instruction READ r5, AFTER the first instruction WRITE it.

Computer Architecture 203 Pipeline & Branch Prediction 32 / 64

Cas	Case 1							
i0:	add	r5,	r3,	r2				
i1:	xor	r6,	r5,	r1				
i2:	sub	r9,	r3,	r5				
i3:	or	r2,	r7,	r5				
i4:	sll	r4,	r5,	r5				

IF	ID	EX	ME	WB
$\overline{i2}$	i1	i0		
$\overline{i2}$	i1	nop	i0	
i2	i1	nop	nop	i0
i2	i1	nop	[nop]	[nop]
i3	i2	i1	[nop]	[nop]
$\overline{i4}$	i3	i2	i1	nop

"nop" to stall i1 until i0 writes successfully.

Cas	se 2					
i0:	add	r4.	r3.	r2		
i1:		r5,	0x40	0(r1)		
i3:	or	r2,	r7,	r5		
14:	sll	r4,	г5,	rı		

IF	ID	EX	ME	WB
$\overline{i2}$	i1	i0		
i3	i2	i1	i0	
i3	i2	nop	i1	i0
i3	i2	nop	nop	i1
i3	i2	nop	nop	nop
$\overline{i4}$	i3	i2	nop	nop

"nop" to stall *i*2 until *i*1 writes successfully.

Control Hazard

Cas	Case 3							
	add	•	•					
	beq sub	•	•					
	_L0 sll	•	•					
i9:	xor	r6,	r8,	r2				

IF	ID	EX	ME	WB
i2	i1	i0		
i3	i2	i1	i0	
•••	i3	i2	i1	i0

If instruction *i*1 is NOT TAKEN, there is nothing to worry about.

Cas	Case 3							
i0:	add	r4,	r3,	r2				
i1:	beq	r5,	r6,	_L0				
i2:	sub	r9,	r5,	r1				
i8:	_L 0							
	sll	r4,	r5,	r1				
i9:	xor	r6,	r8,	r2				


IF	ID	EX	ME	WB
i2	i1	i0		
i3	i2	i1	i0	
i8	nop	[nop]	i1	i0
<u>i</u> 9	i8	[nop]	[nop]	i1
	i9	i8	[nop]	nop
		i9	i8	nop

But in the other case, *i*2 and *i*3 must be flushed.


How to Stall and Flush

Enable and Reset of Flipflop.


When the second instruction is in the pipeline, register *x*1 isn't updated, yet its value is in the pipeline already.



Forwarding — bypassing — is a method of resolving a data hazard by retrieving the missing data element from internal buffers rather than waiting for it to arrive from programmer-visible registers or memory.



i0: add r5, r3, r2 i1: xor r6, r5, r1 i2: sub r9, r3, r5 i3: or r2, r7, r5 i4: sll r4, r5, r5



```
// 00: no forward
// 01: forward from WB
// 10: forward from MEM
ForwardA <- 0;
if (MEM.RdWren and (MEM.RdAddr != 0) and (MEM.RdAddr == EX.Rs1Addr))
   ForwardA <- 10;
if (WB.RdWren and (WB.RdAddr != 0) and (WB.RdAddr == EX.Rs1Addr))
   ForwardA <- 01;</pre>
```

What if both conditions are true?


```
// 00: no forward
// 01: forward from WB
// 10: forward from MEM
ForwardA <- 0;
if (MEM.RdWren and (MEM.RdAddr != 0) and (MEM.RdAddr == EX.Rs1Addr))
   ForwardA <- 10;
else if (WB.RdWren and (WB.RdAddr != 0) and (WB.RdAddr == EX.Rs1Addr))
   ForwardA <- 01;</pre>
```

i0: add	r5,	r3,	r2		
i1: xor	r6,	r5,	r1		
i2: sub	r9,	r3,	r5		
i3: or	r2,	r7,	r5		
i4: sll	r4,	r5,	r5		

IF	ID	EX	ME	WB
i2	i1	i0		
i3	i2	i1	i0	
i4	i3	i2	i1	i0
	i4	i3	i2	$\overline{i1}$
		i4	i3	i2
			i4	i3

Forwarding resolves hazards of case 1.

i0: add r4, r3, r2 i1: lw r5, 0x40(r1) i2: sub r9, r5, r1 i3: or r2, r7, r5 i4: sll r4, r5, r1



Computer Architecture 203 Pipeline & Branch Prediction 44 / 64

Is this enough?

i0: add r4, r3, r2 i1: lw r5, 0x40(r1)
• •
i1: $lw r5. 0x40(r1)$
i2: sub r9, r5, r1
i3: or r2, r7, r5
i4: sll r4, r5, r1

IF	ID	EX	ME	WB
i2	i1	i0		
i3	i2	i1	i0	
$\overline{i4}$	i3	i2	i1	i0
	i4	i3	i1	i1

Where did instruction *i*2 go?

Is this enough?

Cas	se 2					
i0:	add	r4,	r3,	r2		
i1:	1 w	r5,	0x40	0(r1)		
i2:	sub	r9,	r5,	r1		
i3:	or	r2,	r7,	r5		
i4:	sll	r4,	r5,	r1		

IF	ID	EX	ME	WB
i2	i1	i0		
i3	i2	i1	i0	
$\overline{i4}$	i3	i2	i1	i0
$\overline{i4}$	i3	i2	i1	$\overline{i1}$

Why did instruction *i*1 stay there?

Cas	se 2		
	- 44	1	
		•	r3, r2 0x40(r1)
		•	r5, r1
i3:	or	r2,	r7, r5
i4:	sll	r4,	r5, r1

IF	ID	EX	ME	WB
$\overline{i2}$	i1	i0		
i3	i2	i1	i0	
$\overline{i4}$	i3	i2	i1	i0
$\overline{i4}$	i3	i2	nop	i1
	i4	i3	i2	nop
		i4	i3	i2

Forwarding can't completely resolve hazards of case 2. Why?

Branch Prediction

Branch Prediction

Branch Prediction is a technique that predicts the next instruction when the processor encounters a control transfer instruction, which is branch instruction or jump instruction.

 \rightarrow The lower the miss rate, the lower the consumed power

Let's do a little bit math

There are three types of branches, and each has its own "taken" probability.

- ► Unconditional branch (jumps): $P_{jump} = 100\%$
- Forward conditional branch (if/else): $P_{fw} = 50\%$
- ▶ Backward conditional branch (do/while): $P_{bw} = 90\%$

Because $P_{jump} = 100\%$, let's consider the other two only.

Given: The number of forward branches and that of backward branches are equal. The probability of a banch to be taken:

$$P = \frac{P_{fw} + P_{bw}}{2} = \frac{50\% + 90\%}{2} = 70\% \tag{1}$$

Computer Architecture 203 Pipeline & Branch Prediction 53 / 64

IPC

IPC — instructions per cycles — indicates the performace of a processor. If a pipelined processor has too many "nop", IPC will decrease.

Given: The number of branch instructions is 20% (P_{br}), and the processor takes TWO-CYCLE penalty (delay) for a branch instruction (Δ).

$$IPC = \frac{N_{instr}}{N_{cycle}} = \frac{1}{P_{br}\Delta + 1} = \frac{1}{20\% \times 2 + 1} = 71\%$$

Static Prediction

However, because we do NOT need to delay if a branch instruction is not taken, (1) shows that $P_{mis} = 70\%$, so:

$$IPC = \frac{N_{instr}}{N_{cycle}} = \frac{1}{P_{br}P_{mis}\Delta + 1} = \frac{1}{20\% \times 70\% \times 2 + 1} = 78\%$$

Computer Architecture 203 Pipeline & Branch Prediction 55 / 64

Static Prediction


But if we know the next PC of a branch instruction and allow the processor to always go to that PC, $P_{mis} = 30\%$, so:

$$IPC = \frac{N_{instr}}{N_{cycle}} = \frac{1}{P_{br}P_{mis}\Delta + 1} = \frac{1}{20\% \times 30\% \times 2 + 1} = 89\%$$

 \rightarrow The performance is clearly enhanced.

Branch Target Buffer

BTB, Branch Target Buffer, will save predicted PCs of branch instructions, using PC as an index or address. Because the last two bits are 00, and if all the other 30 bits are used, the buffer size will be $2^{30} = 4GiB$. It is big, and not all instructions are branches; it is wasteful. Thus, to ensure the correctness of a smaller buffer, only low bits are used as the index, and the rest are called tags.




Branch Target Buffer

```
x1CA800 addi x11, x0, 30
x1CA804 addi x18, x0, 1
x1CA808 add x13, x0, x0
_COMPARE:
x1CA80C and x12, x11, x18
x1CA810 beq x12, x0, _ADD_EVEN
x1CA814 j _DECREASE
_ADD_EVEN:
x1CA818 add x13, x11, x13
DECREASE:
x1CA81C sub x11, x11, x18
x1CA820 bne x11, x0, _COMPARE
EXIT:
x1CA824 ...
_ANOTHER:
x2FB810 bgt x13, x12, _EXIT
```

	tag	predicted pc
0x203	0x00000	00000000000000000000000000000000000000
0x204	0x001CA	0x001CA818
0x205	0x001CA	0x001CA81C
0x206	00000x0	00000000000000000000000000000000000000
0x207	00000x0	0x00000000
0x208	0x001CA	0x001CA80C
0x209	0x00000	0x00000000

Dynamic Prediction


To increase performance, the processor needs to decide when to "taken" or not.




Computer Architecture 203 Pipeline & Branch Prediction 59 / 64

One Bit Scheme Predictor

Let's set one bit to predict taken/not taken of branch instructions, this bit simply changes its prediction when it predicts wrong. The accuracy might be 85%.




Pipeline & Branch Prediction Computer Architecture 203 60 / 64 However, if the outcome is changing every time: TK–NT–TK–NT–TK–..., one-bit scheme becomes useless, and thus two-bit schemes become superior. The accuracy might be 90%.




G-share

Because the previous scheme only uses the last prediction result to predict future branches, it is not sufficient. G-share or two-bit adaptive global utilizes a pattern — a register storing branch history — to predict. Instead of one predictor FSM, a table called BHT (Branch History Table) contains a collection of *N* predictor FSMs, with pattern as index.



G-share

However, pattern should be used with PC to make pattern PC-relative, and thus BHT is utilized efficiently. In this way, the accuracy would be 93%.



Computer Architecture 203 Pipeline & Branch Prediction 63 / 64

Questions?