







# VO





# HDMI


The HDMI differential trace impedance is 100 OHM.  
The HDMI trace length is less than 5 inch.




04.22 zdz



HDMI OUT



# DISPLAY





# USB & SATA



The USB differential trace impedance is 90 OHM.  
The USB trace length is less than 5 inch.

The SATA differential trace impedance is 100 OHM.  
The SATA trace length is less than 5 inch.


USB2.0 Port1




USB3.0





SATA3.0 Port0



USB HUB



## Interface



# Power on setting pins

NF\_BOOT\_PIN[4:0]

00011 2k page size,4bit ecc,64page/block,5addr

00100 4k page size,24bit ecc,256page/block,5addr

00101 2k page size,24bit ecc,64page/block,5addr

00111 8k page size,24bit ecc,256page/block,5addr

01000 4k page size,4bit ecc,128page/block,5addr

01001 4k page size,4bit ecc,64page/block,5addr

01010 2k page size,4bit ecc,64page/block,4addr

01011 4k page size,24bit ecc,128page/block,5addr

01101 8k page size,24bit ecc,128page/block,5addr

10000 8k page size,24bit ecc,64page/block,5addr

10001 4k page size,24bit ecc,64page/block,5addr

10101 2k page size,4bit ecc,128page/block,5addr

10110 2k page size,8bit ecc,128page/block,5addr

11001 2k page size,24bit ecc,128page/block,5addr

11010 2k page size,8bit ecc,64page/block,5addr


11110 4k page size,8bit ecc,64page/block,5addr

11111 4k page size,8bit ecc,128page/block,5addr

SFC_ADDR_MODE	
0	3 Byte mode
1	4 Byte mode



JTAG_EN	
0	Disable JTAG
1	Enable JTAG

JTAG_SEL	
0	Other
1	CPU




BOOTROM_SEL	
0	Boot from BOOT_SEL
1	Boot from Bootrom

BOOT_SEL[1:0]	
00	SPI FLASH
01	DDR
10	NAND FLASH
11	Reserve



## SYSTEM & FLASH



Put this cap close to the Hi3535.









# DDR3 B

The routing design of the DDR must be the same as that for the Hi3535 demo board.




# DDR3\_A

The routing design of the DDR must be the same as that for the Hi3535 demo board.



# HI3535 DDR3



The kind and quantity of the caps must be the same as that for the Hi3535 demo board.

1000R@0.25A\_0402

3V3

1V1\_CORE

1000R@0.25A\_0402

1V2\_CPU


U7F

POWER Interface 6 of 8


HI3535

The diagrams illustrate the placement of decoupling capacitors for three different power planes:


- 1V1\_CORE:** A series of capacitors (C36, C33, C32, C31, C30, C29, C28, C202, C201) connected to a common ground plane.
- 3V3:** A series of capacitors (C41, C45, C46, C47, C48, C49, C19, C26, C220) connected to a common ground plane.
- 1V2\_CPU:** A series of capacitors (C206, C21, C22, C23, C24, C25, C42, C76, C75, C8, C7, C6, C182, C181, C180, C140, C138, C137) connected to a common ground plane.



# POWER TREE



# BLOCK DIAGRAM



# CHANGE LIST

2013.07.10 Ver.A schematic

2013.09.27 Change C144 C145 form 10nF to 100nF

01.Hi3535DMEB VER.A

02.CHANGE LIST

03.BLOCK DIAGRAM

04.POWER TREE

05.POWER & VSS

06.Hi3535 DDR3

07.DDR3\_A

08.DDR3\_B

09.SYSTEM & FLASH

10.POWER ON SETTING PINS

11.INTERFACE

12.USB & SATA

13.DISPLAY

14.HDMI




15.VO

16.Connector


# Hi3535DMEB VER.A





# ETHO



ETH1










# Power Supply


## DC/DC 12V->DVDD\_CORE 3Amax




## DC/DC 12V->DVDD\_CPU 2Amax



# Power Supply



## Power Indicator LED



# Power Supply

12V  $\rightarrow$  5V - 2A and 3.3V - 2A

