







add cutout for esp bottom left?
generate BOM
inductor orientation ???
route gnd next to long traces?
add diode and capacitor polarity silkscreen
widen traces to transducers
new gate driver?? guaranteed better thermal performance
sizing sda resistors?

change header models to male