Name: - Khelan Vaishnav

ID NO.: - 21EL038

Division: - 04

Year: - 2023-24

Subject: - Digital System Design (3EL42)

Branch: - Electronics (EL)


Q1. CLOCK DIVIDER

VERILOG CODE: -

```
module Clock_divider(
    input clock_in,
    output reg clock_out
    );
reg[27:0] counter=28'd0;
parameter DIVISOR = 28'd2;
always @(posedge clock_in)
begin
    counter <= counter + 28'd1;
if(counter>=(DIVISOR-1))
    counter <= 28'd0;
    clock_out <= (counter<DIVISOR/2)?1'b1:1'b0;
end
endmodule</pre>
```

TEST BENCH: -

```
module tb_clock_divider;
reg clock_in;
wire clock_out;
clock_divider uut (
    .clock_in(clock_in),
    .clock_out(clock_out)
);
initial begin
    clock_in = 0;
    forever #10 clock_in = ~clock_in;
end
endmodule
```




SYNTHESIS REPORT: -

```
source clock_divider.tcl -notrace
Command: synth_design -top clock_divider -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11392
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1046.367 ; gain = 0.000
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [E:/projects dsd/clock_divider 1/clock_divider 1.srcs/sources_1/net
   INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (1#1) [E:/projects dsd/clock_divider 1/clock_divider 1.srcs/s
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1046.367 ; gain = 0.000
Report BlackBoxes:
+-+----
| |BlackBox name |Instances |
+-+----+
+-+----+
Report Cell Usage:
+----+
      |Cell |Count |
|1
      BUFG
12
      CARRY4
                  7
13
      |LUT1 |
                  1
| 4
      |LUT4 |
                  1|
15
      LUT5
                  2|
16
      LUT6
                  81
17
      FDRE
                 29|
      LIBUF
                  11
```

```
13
      |LUT1 |
                  1|
     LUT4
|4
            11
15
     |LUT5
            16
     |LUT6
            81
      FDRE
17
                 291
            - 1
18
      | IBUF
                  1|
19
     IOBUF
            - 1
                  11
Report Instance Areas:
     |Instance |Module |Cells |
11
     |top
                     | 51|
Finished Writing Synthesis Report: Time (s): cpu = 00:00:15; elapsed = 00:00:29. Memory (MB): peak = 1046.367; gain = 0
```

POWER REPORT: -



Q2. Johnson Counter

VERILOG CODE: -

```
timescale lns / lps

module johnson_counter(
   input clk,
   input reset,
   output [3:0] out
   );
   reg [3:0] q;

always @(posedge clk)
begin
   if(reset)
   q=4'd0;
   else
   begin
       q[3]<=q[2];
       q[2]<=q[1];
       g[1]<=g[0]:</pre>
```

TEST BENCH: -

endmodule

```
"timescale lns / lps

module jc_tb;
  reg clk,reset;
  wire [3:0] out;

johnson_counter dut (.out(out), .reset(reset), .clk(clk));

always
  #5 clk =~clk;

initial begin
  reset=1'bl; clk=1'b0;
  #20 reset= 1'b0;
end


initial
  begin
```

```
johnson_counter dut (.out(out), .reset(reset), .clk(clk));


always
    #5 clk =~clk;

initial begin
    reset=1'b1; clk=1'b0;
    #20 reset= 1'b0;
end

initial
    begin
    $monitor( $time, " clk=%b, out= %b, reset=%b", clk,out,reset);
    #105 $stop;
end
```



SYNTHESIS REPORT: -



POWER REPORT: -

Summary On-Chip Power Power analysis from Implemented netlist. Activity derived from constraints files, simulation files or Dynamic: vectorless analysis. 0.991W (92%) 1.074 W Total On-Chip Power: Signals: 0.028 W (3%) 92% **Design Power Budget:** Not Specified Logic: 0.009 W (1%)96% Power Budget Margin: N/A 1/0: 0.954 W (96%) Junction Temperature: 27.0°C Device Static: 0.083 W (8%) 8% Thermal Margin: 58.0°C (30.6 W) 1.9°C/W Effective 9JA: Power supplied to off-chip devices: 0 W Confidence level: Low Launch Power Constraint Advisor to find and fix invalid switching activity


Q3. RING COUNTER

VERILOG CODE: -


```
ring_counter.v
                                                                                       ? 🗆 🖒 X
E:/projects dsd/RING COUNTER/ring counter.srcs/sources_1/new/ring_counter.v
ø
1 ;
2 =
        `timescale lns / lps
        module ring_counter(
           input Clock,
3
           input Reset,
           output [3:0] Count_out
6
7
          );
           reg [3:0] Count_temp;
always @(posedge(Clock),Reset)
8 🖨
9 🖨
          begin
10 🖨
              if(Reset == 1'bl) begin
11 🗀
                  Count_temp = 4'b0001;
12 🖯
              else if(Clock == 1'bl) begin
13
14 🗀
                   Count_temp = {Count_temp[2:0],Count_temp[3]}; end
15 🖨
16
           assign Count_out = Count_temp;
17 🖨
        endmodule
18
```

TEST BENCH: -

```
module tb ring;
    reg Clock;
    reg Reset;
    wire [3:0] Count_out;
    ring_counter uut (
        .Clock (Clock),
        .Reset (Reset),
        .Count_out(Count_out)
    );
    initial Clock = 0;
    always #10 Clock = ~Clock;
    initial begin
        Reset = 1;
        #50;
        Reset = 0;
    end
endmodule
```



SYNTHESIS REPORT: -



POWER REPORT: -

Summary

Power analysis from Implemented netlist. Activity derived from constraints files, simulation files or vectorless analysis.

Total On-Chip Power: 1.069 W

Design Power Budget: Not Specified

Power Budget Margin: N/A
Junction Temperature: 27.0°C


Thermal Margin: 58.0°C (30.6 W)

Effective 9JA: 1.9°C/W

Power supplied to off-chip devices: 0 W

Confidence level: Low

Launch Power Constraint Advisor to find and fix




Q4. 5 INPUT MAJORITY CIRCUIT

VERILOG CODE: -

```
module majority_of_five(
    input [4:0] sw,
    output led
    );
assign led =(sw[0] & sw[1] & sw[2]) |
        (sw[0] & sw[1] & sw[3]) |
        (sw[0] & sw[1] & sw[4]) |
        (sw[0] & sw[2] & sw[3]) |
        (sw[0] & sw[2] & sw[4]) |
        (sw[0] & sw[2] & sw[4]) |
        (sw[1] & sw[3] & sw[4]);
endmodule
```

TEST BENCH:-

```
module majority_of_five_tb;
      reg [4:0] sw;
      wire led;
      majority_of_five cut (.sw(sw),.led(led));
      integer k;
      initial
Э
      begin
         sw = 0;
9
        for (k=0; k<32; k=k+1)
Ė
            #20 sw = k;
         #20 $finish;
-)
Ė
      endmodule
```



SYNTHESIS REPORT:-

Start Writing Synthesis Report				
Report BlackBoxes:				
+-+				
Report Cell Usage:				
	++ Cell Cou			
1	+			
	LUT5			
	IBUF OBUF			
	++			
Report Instance Areas:				
	 Instance 	Module	Cells	
1	top	İ	7	I
	+			+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 1018.273 ; gain = 0.000				

POWER REPORT:-

Summary

Power analysis from Implemented netlist. Activity derived from constraints files, simulation files or vectorless analysis.

Total On-Chip Power: 0.478 W


Design Power Budget: Not Specified

Power Budget Margin: N/A
Junction Temperature: 25.9°C

Thermal Margin: 59.1°C (31.2 W)

Effective \$JA: 1.9°C/W
Power supplied to off-chip devices: 0 W
Confidence level: Low

Launch Power Constraint Advisor to find and fix



Q5.PARITY GENERATOR

VERILOG CODE:-

```
parity_generator.v
                                                              ? [ [ X
E:/projects.dsd/PARITY GENERATOR/PARITY GENERATOR.srcs/sources_1/new/parity_generator.v
                                                                    Х
٥
      // Additional Comments:
18
19
20 🖨
      21
22
23 🖨
     module parity(
24
        input x,
25
        input y,
26
       input z,
27
       output result
        );
29 xor (result, x, y, z);
30
31 🕒
      endmodule
32
       <
```

TEST BENCH:-

```
bodule parity_tb

159_AV_ASI

Minitial begin

x = 0;

100:


x = 0;

1100:

x = 0;

x =
```

```
| $100;
| x = 1;
| y = 0;
| z = 1;
| $100;
| x = 1;
| y = 1;
| z = 0;
| $100;
| x = 1;
| y = 1;
| z = 1;
| z = 1;
| $100;
| end
| endmodule
```



SYNTHESIS REPORT:-

Start Writing Synthesis Report

Report BlackBoxes:
+------+
| |BlackBox name |Instances |
+------+

Report Cell Usage:

Report Instance Areas:

Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:13:45 . Memory (MB): peak = 1014.574 ; gain = 0.000

POWER REPORT:-

Summary

Power analysis from Implemented netlist. Activity derived from constraints files, simulation files or vectorless analysis.

Total On-Chip Power: 0.661 W

Design Power Budget: Not Specified

Power Budget Margin: N/A

Junction Temperature: 26.2°C


Thermal Margin: 58.8°C (31.0 W)
Effective \$JA: 1.9°C/W

Power supplied to off-chip devices: 0 W

over capping to on only devices.

Confidence level: Low

<u>Launch Power Constraint Advisor</u> to find and fix




Q6. BINARY TO ONE HOT ENCODER

VERILOG CODE:-


```
module decoder_3_8(a, b, c, out);
  input a,b,c;
  output [7:0] out;
  assign out [0] = (~as~bs~c);
  assign out [1] = (~as~bsc);
  assign out [2] = (~asbs~c);
  assign out [3] = (~asbsc);
  assign out [4] = (as~bs~c);
  assign out [5] = (as~bsc);
  assign out [6] = (asbs~c);
  assign out [7] = (asbsc);
```

TEST BENCH:-

```
module test_decoder;
reg a, b,c;
wire [7:0] out;
decoder_3_8 DUT(a,b,c,out);
initial
$monitor($time, "a=%b , b=%b , c=%b , out = %b" , a,b,c,out);
a=0 ; b=0 ;c=0 ;
# 100
a=0 ; b=0 ;c=1 ;
#100
a=0 ; b=1 ;c=0 ;
#100
a=1 ; b=1 ;c=1 ;
#100 $finish;
end
endmodule
```



SYNTHESIS REPORT:-



POWER REPORT:-

Summary

Power analysis from Implemented netlist. Activity derived from constraints files, simulation files or vectorless analysis.

Total On-Chip Power: 1.393 W

Design Power Budget: Not Specified


Power Budget Margin: N/A
Junction Temperature: 27.6°C

Thermal Margin: 57.4°C (30.3 W)

Effective ϑJA : 1.9°C/W Power supplied to off-chip devices: 0 W

Confidence level:

<u>Launch Power Constraint Advisor</u> to find and fix




Q7. 4-BIT BCD SYNCHRONOUS COUNTER

VERILOG CODE:-


```
Project Summary × 4b_syn_counter.v ×
                                                                                                  ? 🗗
E:/projects dsd/4-BIT BCD SYNCHRONOUS COUNTER/4-BIT BCD SYNCHRONOUS COUNTER.srcs/sources_1/new/4b_syn_counter.v
21 
module bcd_counter(input clk, reset, output reg [3:0] q);
22 reg [3:0] t;
23 always @ (posedge clk) begin
24 🖯 if (reset)
25 🖯 begin
    t <= 4'b0000;
26
27
      q <= 4'b0000;
28 🗎 end
29
    else
30 🖯 begin
     t <= t + 1;
31
    if (t == 4'b1001)
begin
32 🖯
33 🖯
34
      t <= 4'b0000;
35 🚊 end
36
     q <= t;
38 🖨 end
39 endmodule
```

TEST BENCH:-

```
41
42
       //testbench
44  module bcd_counter_tb;
45 reg clk;
46 reg reset;
47 wire [3:0] q;
49    bcd_counter DUT(.clk(clk), .reset(reset), .q(q));
50    initial begin
51 clk = 0;
        forever #5 clk = ~clk;
52
53 🗎 end
55 initial begin
56 | reset = 1;
57 | #10 reset = 0;
           $monitor ("T=%Ot out=%b", $time, q);
        #150 reset = 1;
60 #10 reset
61 #200
62 $finish;
63 \(\hhhc)\) end
       #10 reset = 0;
64 ⊕ endmodule
```



SYNTHESIS REPORT:-



POWER REPORT:-

Summary

Power analysis from Implemented netlist. Activity derived from constraints files, simulation files or vectorless analysis.

Total On-Chip Power: 3.609 W


Design Power Budget: Not Specified

Power Budget Margin: N/A
Junction Temperature: 31.8°C

Thermal Margin: 53.2°C (28.1 W)

Effective \$JA: 1.9°C/W
Power supplied to off-chip devices: 0 W
Confidence level: Low

Launch Power Constraint Advisor to find and fix




Q8. 4-BIT CARRY LOOKAHEAD ADDER


VERILOG CODE:-

TEST BENCH:-

```
module TestModule;
reg [3:0] a;
reg [3:0] b;
reg cin;
wire [3:0] sum;
wire cout;
CLA_Adder uut (
.a(a),
.b(b),
.cin(cin),
.sum(sum),
.cout(cout)
initial begin
a = 0;
b = 0;
cin = 0;
#100;
a = 5;
b = 6;
cin = 1;
#100;
end
endmodule
```



SYNTHESIS REPORT:-



Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:32 . Memory (MB): peak = 1015.535 ; gain = 0.000

POWER REPORT:-

Summary

Power analysis from Implemented netlist. Activity derived from constraints files, simulation files or vectorless analysis.

Total On-Chip Power: 3.003 W

Design Power Budget: Not Specified

Power Budget Margin: N/A


Junction Temperature: 30.7°C

Thermal Margin: 54.3°C (28.7 W)

Effective 9JA: 1.9°C/W
Power supplied to off-chip devices: 0 W

Confidence level: Low

Launch Power Constraint Advisor to find and fix



Q9.N-BIT COMPARATOR


VERILOG CODE:-

```
module comparator (
   input wire [3:0] a,
    input wire [3:0] b,
    output reg equal,
    output reg lower,
output reg greater
    always @* begin
     if (a<b) begin
       equal = 0;
lower = 1;
        greater = 0;
      else if (a==b) begin
       equal = 1;
        lower = 0;
      greater = 0;
end
      else begin
        equal = 0;
lower = 0;
    end
```


TEST BENCH:-

endmodule

```
module testcomp;
reg [3:0] a, b;
wire eg, lw, gr;
comparator uut (
.s(a),
.b(b),
.equal(eq),
.lower(lw),
.greater(eqr)
);
intital begin
a = 0;
repeat (16) begin
b = 0;
repeat (16) begin
filo;
Sdisplay ("TEST"
if (a==b)
         $display ("PASSED!");
$finish;
                       $display ("PASSED!");
                       $finish;
                end
```



SYNTHESIS REPORT:-



POWER REPORT:-

Summary

Power analysis from Implemented netlist. Activity derived from constraints files, simulation files or vectorless analysis.

Total On-Chip Power: 1.009 W


Design Power Budget: Not Specified

Power Budget Margin: N/A
Junction Temperature: 26.9°C

Thermal Margin: 58.1°C (30.7 W)

Effective 9JA: 1.9°C/W
Power supplied to off-chip devices: 0 W
Confidence level: Low

Launch Power Constraint Advisor to find and fix



Q10. SERIAL IN SERIAL OUT SHIFT REGISTER


VERILOG CODE:-

```
module siso_design(input clk,b,output q);
wire w1,w2,w3;
d_ff dutl(.clk(clk),.d(b),.q(wl),.rst());
d_ff dut2(.clk(clk),.d(w1),.q(w2),.rst());
d_ff dut3(.clk(clk),.d(w2),.q(w3),.rst());
d_ff dut4(.clk(clk),.d(w3),.q(q),.rst());
endmodule
// d flip flop
module d_ff (
 input clk,
 input d,
 input rst,
  output reg q);
  always @(posedge clk)
 begin
   if (rst)
     q \le 1'b0;
    else
      q \le d;
```


endmodule

TEST BENCH:-

```
// testbench
module siso_tb();
reg clk,b;
wire q;
siso_design uut(.clk(clk),.b(b),.q(q));
j initial
begin
clk=1'b0;
forever #5clk=~clk;
end
initial
9 begin
$monitor("clk=%d,b=%d,q=%d",clk,b,q);
j initial
9 begin
b=1;
 #10;
b=1;
 #10;
 b=1;
 #10;
 b=0;
 #50;
$finish;
end
endmodule
```



SYNTHESIS REPORT:-



POWER REPORT:-

Summary

Power analysis from Implemented netlist. Activity derived from constraints files, simulation files or vectorless analysis.

Total On-Chip Power: 0.351 W

Design Power Budget: Not Specified


Power Budget Margin: N/A

Junction Temperature: 25.7°C
Thermal Margin: 59.3°C

Thermal Margin: 59.3°C (31.3 W)
Effective 9JA: 1.9°C/W

Power supplied to off-chip devices: 0 W
Confidence level: Low


 $\underline{Launch\ Power\ Constraint\ Advisor}\ to\ find\ and\ fix$




Q11. SERIAL IN PARALLEL OUT SHIFT REGISTER

VERILOG CODE:-

TEST BENCH:-



SYNTHESIS REPORT:-



POWER REPORT:-

Summary

Power analysis from Implemented netlist. Activity derived from constraints files, simulation files or vectorless analysis.


Total On-Chip Power: 1.079 W
Design Power Budget: Not Specified

Power Budget Margin: N/A
Junction Temperature: 27.0°C

Thermal Margin: 58.0°C (30.6 W)

Effective \$JA: 1.9°C/W
Power supplied to off-chip devices: 0 W
Confidence level: Low


 $\underline{\text{Launch Power Constraint Advisor}}\,\text{to find and fix}$




Q12. PARALLEL IN PARALLEL OUT REGISTER

VERILOG CODE:-


```
// test bench
module pipo_tb();
 reg clk;
 reg [3:0]b;
 wire [3:0]a;
 pipo_design uut(.clk(clk),.b(b),.a(a));
initial
begin
 clk=0;
 forever #10clk=~clk;
end
j initial
begin
 #10;
 b=4'b1000;
 b=4'b0101;
 #10;
 $display("clk=%d,b=%d,a=%d",clk,b,a);
  #100 $finish;
end
endmodule
```



SYNTHESIS REPORT:-



POWER REPORT:-




Q13. PARALLEL IN SERIAL OUT REGISTER

VERILOG CODE:-

```
module Shiftregister_PISO(Clk, Parallel_In,load, Serial_Out);
input Clk,load;
input Clk,load;
input Glx,load;
```

```
module Shiftregister_PISO_tb();
reg [3:0]Parallel_in
reg Clk, load;
wire Serial_out;
piso_design dut(Clk,load,Parallel_in,Serial_out);
initial begin
Clk=1'b0;
forever #5 Clk=~Clk;
end
initial begin
load=0;b=4'b0101;
#20 load=1;
#20 load=1;
#10 load=0;
#10 load=0;
#100 $finish;
end
endmodule
```



SYNTHESIS REPORT:-



POWER REPORT:-

Summary

Power analysis from Implemented netlist. Activity derived from constraints files, simulation files or vectorless analysis.

Total On-Chip Power: 0.173 W

Design Power Budget: Not Specified


Power Budget Margin: N/A
Junction Temperature: 25.3°C

Thermal Margin: 59.7°C (31.5 W)

Effective 9JA: 1.9°C/W
Power supplied to off-chip devices: 0 W

Confidence level: Low


<u>Launch Power Constraint Advisor</u> to find and fix



Q14. BIDIRECTION SHIFT REGISTER

VERILOG CODE:-

```
module tb_sr;
  parameter MSB = 16;
   reg data;
  reg clk;
  reg en;
  reg dir;
  reg rstn;
   wire [MSB-1:0] out;
   shift_reg #(MSB) sr0 ( .d (data),
                            .clk (clk),
                            .en (en),
                            .dir (dir),
                             .rstn (rstn),
                            .out (out));
   always #10 clk = ~clk;
   initial begin
     clk <= 0;
     en <= 0;
     dir <= 0;
     rstn <= 0;
     data <= 'h1;
   end
   initial begin
     rstn <= 0;
     #20 rstn <= 1:
        en <= 1:
     repeat (7) @ (posedge clk)
        data <= ~data;
     #10 dir <= 1;
     repeat (7) @ (posedge clk)
        data <= ~data:
     repeat (7) @ (posedge clk);
     $finish;
   end
endmodule
```



SYNTHESIS REPORT:-



POWER REPORT:-

Summary

Power analysis from Implemented netlist. Activity derived from constraints files, simulation files or vectorless analysis.

Total On-Chip Power: 5.524 W

Design Power Budget: Not Specified

Power Budget Margin: N/A
Junction Temperature: 35.4°C


Thermal Margin: 49.6°C (26.1 W)

Effective \$JA: 1.9°C/W
Power supplied to off-chip devices: 0 W

Launch Power Constraint Advisor to find and fix

invalid switching activity

Confidence level:




Q15. PRBS SEQUENCE GENERATOR


VERILOG CODE:-

```
module prbs (rand, clk, reset);
input clk, reset;
output rand;
wire rand;
reg [3:0] temp;
always @ (posedge reset) begin
temp <= 4'hf;
end
always @ (posedge clk) begin
if (-reset) begin
temp <= {temp[0]^temp[1],temp[3],temp[2],temp[1]};
end
end
end
assign rand = temp[0];
endmodule</pre>
```

```
module pbrs_tb;
 reg clk, reset;
 wire rand;
prbs pr (rand, clk, reset);
initial begin
5 forever begin
 clk <= 0;
 #5
 clk <= 1;
 #5
 clk <= 0;
end
end
initial begin
 reset = 1;
 #12
 reset = 0;
 #90
 reset = 1;
 #12
 reset = 0;
end endmodule
```



SYNTHESIS REPORT:-



POWER REPORT:-

Summary

Power estimation from Synthesized netlist. Activity derived from constraints files, simulation files or vectorless analysis. Note: these early estimates can change after implementation.

Total On-Chip Power: 0.1 W

Design Power Budget: Not Specified

Power Budget Margin: N/A


Power Budget Margin: N/A

Junction Temperature: 25.2°C

Thermal Margin: 59.8°C (31.6 W)

Effective \$JA: 1.9°C/W
Power supplied to off-chip devices: 0 W
Confidence level: Low

Launch Power Constraint Advisor to find and fix




Q16 & 17. 8-BIT ADDER/SUBTRACTOR

VERILOG CODE:-

```
module par_sub(a,b,cin,diff,bout);
 input [7:0] a;
  input [7:0] b;
 input cin;
 output reg [7:0] diff;
 output reg bout;
  reg [8:0] c;
 integer i;
always @ (a or b or cin)
begin
 c[0]=cin;
if (cin == 0) begin
) for ( i=0; i<8 ; i=i+1)
begin
 diff[i] = a[i]^b[i]^c[i];
 c[i+1] = (a[i] \& b[i]) | (a[i] \& c[i]) | (b[i] \& c[i]);
) end
) end
else if (cin == 1) begin
for ( i=0; i<8; i=i+1)
begin
 diff[i]= a[i]^(~ b[i])^c[i];
 c[i+1]=(a[i]&(\sim b[i]))|(a[i]&c[i])|((\sim b[i])&c[i]);
) end
) end
  bout=c[8];
) end
) endmodule
```

```
module par_sub_tb
reg [7:0] a;
reg [7:0] b;
reg cin;
wire [7:0] diff;
wire bout;
par_sub_uut (.a(a),.b(b),.cin(cin),.diff(diff),.bout(bout) );
initial begin
#10 a=8'b000000001;b=8'b00000001;cin=1'b0;
#10 a=8'b00000001;b=8'b00000001;cin=1'b1;
#10 a=8'b000000010;b=8'b000000011;cin=1'b0;
#10 a=8'b10000001;b=8'b10000001;cin=1'b0;
#10 a=8'b00011001;b=8'b00110001;cin=1'b0;
#10 a=8'b000000011;b=8'b00000011;cin=1'b1;
#10 a=8'b111111111;b=8'b00000001;cin=1'b0;
#10 a=8'b111111111;b=8'b00000000;cin=1'b1;
#10 a=8'b111111111;b=8'b111111111;cin=1'b0;
#10 $stop;
end
endmodule
```



SYNTHESIS REPORT:-

Start Writing Synthesis Report Report BlackBoxes: | |BlackBox name |Instances | Report Cell Usage: |Cell |Count | 11 |LUT2 | ILUT3 | 12 |3 |LUT5 | |IBUF | 17| 15 IOBUF I 91 Report Instance Areas: |Instance |Module |Cells | 11 1 471

Finished Writing Synthesis Report: Time (s): cpu = 00:00:09; elapsed = 00:00:27. Memory (MB): peak = 1017.555; gain = 0.000

POWER REPORT:-

Summary

Power analysis from Implemented netlist. Activity derived from constraints files, simulation files or vectorless analysis.

Total On-Chip Power: 5.862 W

Design Power Budget: Not Specified


Power Budget Margin: N/A

Junction Temperature: 36.0°C

Thermal Margin: 49.0°C (25.8 W)

Effective 3JA: 1.9°C/W
Power supplied to off-chip devices: 0 W
Confidence level: Low

Launch Power Constraint Advisor to find and fix




Q18. 4-BIT MULTIPLIER


VERILOG CODE:-

```
`timescale lns / lps
module multiplier 4 x 4(product,inpl,inp2);
   output [7:0]product;
   input [3:0]inpl;
   input [3:0]inp2;
   assign product[0]=(inpl[0]&inp2[0]);
   wire x1,x2,x3,x4,x5,x6,x7,x8,x9,x10,x11,x12,x13,x14,x15,x16,x17;
   HA HAl(product[1],xl,(inpl[1]sinp2[0]),(inpl[0]sinp2[1]));
   FA FA1(x2,x3,inp1[1]&inp2[1],(inp1[0]&inp2[2]),x1);
    FA FA2(x4,x5,(inpl[1]&inp2[2]),(inpl[0]&inp2[3]),x3);
   HA HA2(x6,x7,(inpl[1]&inp2[3]),x5);
   HA HA3(product[2],x15,x2,(inp1[2]&inp2[0]));
   FA FA5(x14,x16,x4,(inpl[2]&inp2[1]),x15);
   FA FA4(x13,x17,x6,(inpl[2]&inp2[2]),x16);
FA FA3(x9,x8,x7,(inp1[2]&inp2[3]),x17);
   HA HA4(product[3],x12,x14,(inpl[3]&inp2[0]));
   FA FA8(product[4], x11, x13, (inpl[3]&inp2[1]), x12);
    FA FA7(product[5],x10,x9,(inp1[3]&inp2[2]),x11);
    FA FA6(product[6],product[7],x8,(inpl[3]&inp2[3]),x10);
-) endmodule
module HA(sout,cout,a,b);
   output sout, cout;
   input a,b;
   assign sout=a^b;
   assign cout=(a&b);
endmodule
module HA(sout,cout,a,b);
    output sout, cout;
   input a,b;
   assign sout=a^b;
    assign cout=(a&b);
endmodule
module FA(sout,cout,a,b,cin);
    output sout, cout;
   input a,b,cin;
    assign sout=(a^b^cin);
    assign cout=((asb)|(ascin)|(bscin));
endmodule
```

```
module tb;
     reg [3:0]inpl;
    reg [3:0]inp2;
     wire [7:0]product;
     multiplier_4_x_4 uut(.inpl(inpl),.inp2(inp2),.product(product));
)
    initial
    begin
      inpl=10;
       inp2=12;
       #30 ;
       inpl=13;
       inp2=12;
       #30 ;
       inpl=10;
       inp2=22;
       #30 ;
       inpl=11;
       inp2=22;
       #30 ;
       inpl=12;
       inp2=15;
       #30 ;
       $finish;
     end
endmodule
```



SYNTHESIS REPORT:-



Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:30 . Memory (MB): peak = 1014.992 ; gain = 0.000

POWER REPORT:-

Summary

Power estimation from Synthesized netlist. Activity derived from constraints files, simulation files or vectorless analysis. Note: these early estimates can change after implementation.

Total On-Chip Power: 4.18 W

Design Power Budget: Not Specified


Power Budget Margin: N/A

Junction Temperature: 32.9°C

Thermal Margin: 52.1°C (27.5 W)

Effective &JA: 1.9°C/W
Power supplied to off-chip devices: 0 W
Confidence level: Low

Launch Power Constraint Advisor to find and fix



Q19. FIXED POINT DIVISION


VERILOG CODE:-

```
initial reg_quotient = 0;
initial reg_working_dividend = 0;
initial reg_working_divisor = 0;
initial reg_count = 0;
assign o_quotient_out[N-2:0] = reg_quotient[N-2:0];
assign o_quotient_out[N-1] = reg_sign;
assign o_complete = reg_done;
assign o_overflow = reg_overflow;
always @( posedge i_clk ) begin
    if( reg_done && i_start ) begin
        reg_done <= 1'b0;
        reg_count <= N+Q-1;
        reg_working_quotient <= 0;</pre>
        reg_working_dividend <= 0;</pre>
        reg_working_divisor <= 0;</pre>
        reg_overflow <= 1'b0;</pre>
        reg\_working\_dividend[N+Q-2:Q] \  \, <= \  \, i\_dividend[N-2:0];
        \label{eq:condition} reg\_working\_divisor[2*N+Q-3:N+Q-1] <= i\_divisor[N-2:0];
        reg_sign <= i_dividend[N-1] ^ i_divisor[N-1];</pre>
    else if(!reg_done) begin
        reg_working_divisor <= reg_working_divisor >> 1;
        reg_count <= reg_count - 1;
        // If the dividend is greater than the divisor
        if(reg_working_dividend >= reg_working_divisor) begin
            reg_working_quotient[reg_count] <= 1'bl;</pre>
             reg_working_dividend <= reg_working_dividend - reg_working_divisor;
```


```
//stop condition
if(reg_count == 0) begin
    reg_done <= 1'bl;
    reg_quotient <= reg_working_quotient;
    if (reg_working_quotient[2*N+Q-3:N]>0)
        reg_overflow <= 1'bl;
        end
else
    reg_count <= reg_count - 1;
end
end
end</pre>
```

```
module Test_Div;
   // Inputs
   reg [31:0] i_dividend;
   reg [31:0] i_divisor;
   reg i_start;
   reg i_clk;
   // Outputs
   wire [31:0] o_quotient_out;
   wire o_complete;
   wire o_overflow;
   // Instantiate the Unit Under Test (UUT)
   qdiv uut (
       .i_dividend(i_dividend),
       .i_divisor(i_divisor),
       .i_start(i_start),
       .i_clk(i_clk),
       .o_quotient_out(o_quotient_out),
       .o_complete(o_complete),
       .o_overflow(o_overflow)
   reg [10:0] count;
   initial begin
       // Initialize Inputs
       i_dividend = 1;
       i_divisor = 1;
       i_start = 0;
       i_clk = 0;
       count <= 0;
```


```
// Wait 100 ns for global reset to finish
        // Add stimulus here
        forever #2 i_clk = ~i_clk;
    end
        always @(posedge i clk) begin
            if (count == 47) begin
                count <= 0;
                i_start <= 1'b1;
                end
            else begin
                count <= count + 1;
                i_start <= 1'b0;
                end
            end
        always @(count) begin
            if (count == 47) begin
                if ( i_divisor > 32'hlfffffff ) begin
                    i_divisor <= 1;
                    i\_dividend = (i\_dividend << 1) + 3;
                    end
                    i_divisor = (i_divisor << 1) + 1;
                end
            end
    always @(posedge o_complete)
        $\display ("\%b,\%b,\%b, \%b", i_dividend, i_divisor, o_quotient_out, o_overflow);
endmodule
```



SYNTHESIS REPORT:-



POWER REPORT:-




Q20. MASTER SLAVE JK FLIP FLOP


VERILOG CODE:-

```
module jk_flip_flop_master_slave(Q, Qn, C, J, K, RESETn);
     output Q;
     output Qn;
     input C;
     input J;
     input K;
     input RESETn;
     wire MQ;
     wire MQn;
     wire Cn;
     wire J1;
     wire Kl;
     wire J2;
     wire K2;
     assign J2 = !RESETn ? 0 : J1;
     assign K2 = !RESETn ? 1 : K1;
     and (J1, J, Qn);
     and (K1, K, Q);
     not(Cn, C);
     sr_latch_gated master(MQ, MQn, C, J2, K2);
     sr_latch_gated slave(Q, Qn, Cn, MQ, MQn);
endmodule
module sr_latch_gated(Q, Qn, G, S, R);
    output Q;
    output Qn;
    input G;
    input S;
    input R;
    wire S1;
    wire R1;
    and (S1, G, S);
    and (R1, G, R);
    nor (Qn, S1, Q);
    nor(Q, R1, Qn);
endmodule
```

```
module JK_ff_tb;
 reg C, J, K, RESETn;
 wire Q;
 wire Qn;
 jk\_flip\_flop\_master\_slave \ jkflipflop(\ .C(C),\ .RESETn(RESETn),\ .J(J),\ .K(K),\ .Q(Q),\ .Qn(Qn)\ );
) initial begin
  $dumpfile("dump.vcd"); $dumpvars;
 $monitor(C, J, K, Q, Qn, RESETn);
 J = 1'b0;
 K = 1'b0;
 RESETn = 1;
 C=1;
 #10
 RESETn=0;
 J=1'b1;
 K=1'b0;
 #100
 RESETn=0;
 J=1'b0;
 K=1'b1;
 #100
 RESETn=0;
 J=1'b1;
 K=1'b1;
 #100
 RESETn=0;
  #100
  RESETn=0;
  J=1'b1;
  K=1'b1;
  #100
  RESETn=0;
  J=1'b0;
  K=1'b0;
  #100
  RESETn=1;
  J=1'b1;
  K=1'b0;
end
  always #25 C <= ~C;
endmodule
```



SYNTHESIS REPORT:-



POWER REPORT:-

Summary

Power estimation from Synthesized netlist. Activity derived from constraints files, simulation files or vectorless analysis. Note: these early estimates can change after implementation.

Total On-Chip Power: 1.413 W

Design Power Budget: Not Specified


Power Budget Margin: N/A

Junction Temperature: 27.7°C

Thermal Margin: 57.3°C (30.2 W)
Effective 9JA: 1.9°C/W

Power supplied to off-chip devices: 0 W
Confidence level: Low

<u>Launch Power Constraint Advisor</u> to find and fix




Q21. POSITIVE EDGE DETECTOR

VERILOG CODE:-

```
module pos_edge_detect(clk,nrst,din,dout);
input clk;
input nrst;
input din;
output dout;
reg d_ff;
always @(posedge clk or negedge nrst)
begin
if(!nrst)
d_ff<=1'b0;
else
d_ff<=din;
assign dout=din&&(d_ff^din);
endmodule
module d_ff(D,C,a);
input D;
input C;
output a;
reg a;
always @(posedge C)
begin
a <= D;
end
endmodule
```

```
module tb;
     reg nrst;
     reg clk;
     reg din;
     wire dout;
     pos_edge_det ped0 ( .nrst(nrst),
                         .clk(clk),
                          .din(din),.dout(dout));
     always #5 clk = ~clk;
     initial begin
         clk <= 0;
  nrst <= 0;
         #15 nrst<= 1;
         #20 nrst<= 0;
         #15 nrst<= 1;
         #10 nrst <= 0;
         #20 $finish;
     end
     initial begin
        $dumpvars;
      $dumpfile("dump.vcd");
end end
```



SYNTHESIS REPORT:-

```
Start Writing Synthesis Report
Report BlackBoxes:
| |BlackBox name |Instances |
+-+----+
Report Cell Usage:
| |Cell |Count |
11
     |BUFG |
      |LUT1 |
12
                 11
      |LUT2 |
13
                11
|4
      |FDCE |
                 11
      |IBUF |
15
16
      |OBUF |
                11
Report Instance Areas:
     |Instance |Module |Cells |
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:41 . Memory (MB): peak = 1018.688 ; gain = 0.000
```

POWER REPORT:-

Summary

Power estimation from Synthesized netlist. Activity derived from constraints files, simulation files or vectorless analysis. Note: these early estimates can change after implementation.

Total On-Chip Power: 0.339 W

Design Power Budget: Not Specified


Power Budget Margin: N/A
Junction Temperature: 25.6°C

Thermal Margin: 59.4°C (31.3 W)

Effective ϑJA : 1.9°C/W Power supplied to off-chip devices: 0 W

Confidence level: Low

Launch Power Constraint Advisor to find and fix



Q22. BCD ADDER


VERILOG CODE:-

```
module bcd_adder(a,b,carry_in,sum,carry);
      input [3:0] a,b;
      input carry_in;
     output [3:0] sum;
     output carry;
      reg [4:0] sum_temp;
      reg [3:0] sum;
      reg carry;
9
     always @(a,b,carry_in)
9
     begin
         sum_temp = a+b+carry_in;
9
         if(sum_temp > 9)
                            begin
             sum_temp = sum_temp+6;
             carry = 1;
Ð
             sum = sum_temp[3:0]; end
9
         else begin
             carry = 0;
             sum = sum_temp[3:0];
Ð
         end
Ė
      end
) endmodule
```

TEST BENCH:-

```
module tb_bcdadder;
     reg [3:0] a;
     reg [3:0] b;
     reg carry_in;
     wire [3:0] sum;
     wire carry;
     bcd_adder uut (
         .a(a),
         .b(b),
         .carry_in(carry_in),
         .sum(sum),
         .carry(carry)
     );
     initial begin
         a = 0; b = 0; carry in = 0;
                                        #100;
         a = 6; b = 9; carry_in = 0;
                                        #100;
         a = 3; b = 3; carry_in = 1;
                                         #100;
         a = 4; b = 5; carry_in = 0;
                                        #100;
         a = 8; b = 2; carry_in = 0;
                                         #100;
         a = 9; b = 9; carry_in = 1;
                                         #100;
     end
) endmodule
```

RTL SCHEMATIC:-



SYNTHESIS REPORT:-

	Writing Syr	thesis R	eport
_	BlackBoxes		
	-1-D		
	ackBox name		
Report	: Cell Usage	:	
-	+		
ı	Cell Cou	int	
+	+	+	
1	LUT3	1	
2	LUT5	2	
3	LUT6	4	
4	IBUF	91	
5	OBUF	5	
·	+	+	
-	: Instance A		
	Instance		
	+		
1	top	1	1 211
	+	· +	

POWER REPORT:-

◆ Summary

Power estimation from Synthesized netlist. Activity derived from constraints files, simulation files or vectorless analysis. Note: these early estimates can change after implementation.

Total On-Chip Power: 3.275 W

Design Power Budget: Not Specified


Power Budget Margin: N/A
Junction Temperature: 31.2°C

Thermal Margin: 53.8°C (28.4 W)

Effective 9JA: 1.9°C/W
Power supplied to off-chip devices: 0 W

Confidence level: Low

Launch Power Constraint Advisor to find and fix



O23. 4-BIT CARRY SELECT ADDER

VERILOG CODE:-


```
module carry_select_adder
            input [3:0] A,B,
             input cin,
              output [3:0] S,
              output cout
              );
  wire [3:0] temp0, temp1, carry0, carry1;
  fulladder fa00(A[0],B[0],1'b0,temp0[0],carry0[0]);
  fulladder fa01(A[1],B[1],carry0[0],temp0[1],carry0[1]);
  fulladder fa02(A[2],B[2],carry0[1],temp0[2],carry0[2]);
  fulladder fa03(A[3],B[3],carry0[2],temp0[3],carry0[3]);
  fulladder fal0(A[0],B[0],1'b1,temp1[0],carry1[0]);
  fulladder fall(A[1],B[1],carryl[0],templ[1],carryl[1]);
  fulladder fal2(A[2],B[2],carryl[1],templ[2],carryl[2]);
  fulladder fal3(A[3],B[3],carryl[2],templ[3],carryl[3]);
  multiplexer2 mux carry(carry0[3],carry1[3],cin,cout);
 multiplexer2 mux sum0(temp0[0],temp1[0],cin,S[0]);
  multiplexer2 mux_suml(temp0[1],temp1[1],cin,S[1]);
  multiplexer2 mux_sum2(temp0[2],temp1[2],cin,S[2]);
  multiplexer2 mux_sum3(temp0[3],temp1[3],cin,S[3]);
) endmodule
```

```
module fulladder
        ( input a,b,cin,
            output sum, carry
 assign sum = a ^ b ^ cin;
 assign carry = (a & b) | (cin & b) | (a & cin);
) endmodule
module multiplexer2
        ( input i0,i1,sel,
            output reg bitout
            );
always@(i0,i1,sel)
begin
) if(sel == 0)
     bitout = i0;
 else
bitout = il;
end
) endmodule
```


TEST BENCH:-

```
) module tb_adder;
     reg [3:0] A;
     reg [3:0] B;
     reg cin;
     wire [3:0] S;
     wire cout;
     integer i, j, error;
     carry_select_adder uut (
         .A(A),
         .B(B),
          .cin(cin),
          .S(S),
         .cout(cout)
     );
    initial begin
         A = 0;
         B = 0;
         error = 0;
         cin = 0;
      for(i=0;i<16;i=i+1) begin
             for(j=0;j<16;j=j+1) begin
                  A = i;
                  B = j;
                   #10;
                  if({cout,S} != (i+j))
```

RTL SCHEMATIC:-



SYNTHESIS REPORT:-



Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:43 . Memory (MB): peak = 1017.844 ; gain = 0.000

POWER REPORT:-

Summary

Power estimation from Synthesized netlist. Activity derived from constraints files, simulation files or vectorless analysis. Note: these early estimates can change after implementation.

Total On-Chip Power: 3.058 W

Design Power Budget: Not Specified

Power Budget Margin: N/A


Junction Temperature: 30.8°C

Thermal Margin: 54.2°C (28.6 W)

Effective \$JA: 1.9°C/W
Power supplied to off-chip devices: 0 W
Confidence level: Low

Launch Power Constraint Advisor to find and fix

invalid switching activity



Q24. MOORE FSM 1010 SEQUENCE DETECTOR

VERILOG CODE:-


```
module morfsmolp(din, reset, clk, y);
input din;
input clk;
input reset;
output reg y;
reg [2:0] cst, nst;
parameter S0 = 3'b000,
          S1 = 3'b001,
          S2 = 3'b010,
          53 = 3'b100,
            S4 = 3'b101;
always @(cst or din)
 begin
 case (cst)
   S0: if (din == 1'b1)
          begin
         nst = S1;
          y=1'b0;
          end
      else nst = cst;
   S1: if (din == 1'b0)
          begin
        nst = S2;
          y=1'b0;
          end
       else
          begin
          nst = cst;
          y=1'b0;
          end
   S2: if (din == 1'b1)
         begin
         nst = S3;
          y=1'b0;
          end
```

```
S3: if (din == 1'b0)
         begin
         nst = S4;
         y=1'b0;
          end
       else
          begin
         nst = S1;
         y=1'b0;
          end
S4: if (din == 1'b0)
         begin
         nst = S1;
          y=1'b1;
          end
          else
         begin
         nst = S3;
         y=1'b1;
          end
  default: nst = S0;
  endcase
end
always@(posedge clk)
begin
          if (reset)
          cst <= S0;
          else
           cst <= nst;
end
endmodule
```

TEST BENCH:-

```
module morfsmolp tb;
reg din,clk,reset;
wire y;
morfsmolp ml(din, reset, clk, y);
initial
begin
              ;clk=0;din=0;
reset=0
$monitor($time, , ,"c=%b",clk,,"y=%b",y,,"r=%b",reset,,"d=%b",din);
#10 din=1;
#10 din=0;
#10 din=1;
#10 din=0;
end
always
#5 clk=~clk;
initial
#100 $finish;
endmodule
```

RTL SCHEMATIC:-



SYNTHESIS REPORT:-

```
Start Writing Synthesis Report
Report BlackBoxes:
| |BlackBox name |Instances |
Report Cell Usage:
| | |Cell |Count |
    |BUFG | 1|
|1
      |LUT3 |
|4
      |LUT5 |
15
      |LUT6 |
               11
16
      | FDRE |
               41
              1.
11
      IFDSE I
17
     ILD I
18
      |IBUF |
19
              3|
1|
|10
    |OBUF |
Report Instance Areas:
    |Instance |Module |Cells |
+----+
|1 |top | | 17|
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 1017.680 ; gain = 0.000
```

POWER REPORT:-

Summary

Power estimation from Synthesized netlist. Activity derived from constraints files, simulation files or vectorless analysis. Note: these early estimates can change after implementation.

0.172 W

Design Power Budget: Not Specified
Power Budget Margin: N/A
Junction Temperature: 25.3°C


Thermal Margin: 59.7°C (31.5 W)
Effective \$JA: 1.9°C/W

Power supplied to off-chip devices: 0 W
Confidence level: Low

 $\underline{\text{Launch Power Constraint Advisor}} \, \text{to find and fix}$

invalid switching activity

Total On-Chip Power:



Q25. N:1 MUX

VERILOG CODE:-

```
module mux_4_1(
    input [1:0] sel,
    input i0,i1,i2,i3,
    output reg y);

always @(*) begin
    case(sel)
    2'h0: y = i0;
    2'h1: y = i1;
    2'h2: y = i2;
    2'h3: y = i3;
    default: $display("Invalid sel input");
    endcase
end
endmodule
```

TEST BENCH:-


```
module tb;
  reg [1:0] sel;
  reg i0,i1,i2,i3;
  wire y;

  mux_example mux(sel, i0, i1, i2, i3, y);


initial begin
    $monitor("sel = %b -> i3 = %0b, i2 = %0b ,i1 = %0b, i0 = %0b -> y = %0b", sel,i3,i2,i1,i0, y);
  {i3,i2,i1,i0} = 4'h5;

  repeat(6) begin
    sel = $random;
    #5;
  end
end
end
```

RTL SCHEMATIC:-



SYNTHESIS REPORT:-



POWER REPORT:-

Summary

Power estimation from Synthesized netlist. Activity derived from constraints files, simulation files or vectorless analysis. Note: these early estimates can change after implementation.

Total On-Chip Power: 0.544 W

Design Power Budget: Not Specified

Power Budget Margin: N/A
Junction Temperature: 26.0°C

Thermal Margin: $59.0^{\circ}\text{C (31.1 W)}$ Effective ϑJA : 1.9°C/W

Power supplied to off-chip devices: 0 W
Confidence level: Low

Launch Power Constraint Advisor to find and fix

invalid switching activity

