slt

slti sltiu

sltu


sra, sraw

srl, srlw

srli, srliw

srai, sraiw

RISC-V Reference Data



sub, subw SUBtract (Word) R[rd] = R[rs1] - R[rs2]Store Word M[R[rs1]+imm](31:0) = R[rs2](31:0)xor R XOR $R[rd] = R[rs1] ^ R[rs2]$ xori I XOR Immediate $R[rd] = R[rs1] \wedge imm$ Notes: 1) The Word version only operates on the rightmost 32 bits of a 64-bit regsiters

R[rd] = (R[rs1] < R[rs2]) ? 1 : 0

R[rd] = (R[rs1] < imm) ? 1 : 0 R[rd] = (R[rs1] < imm) ? 1 : 0

R[rd] = (R[rs1] < R[rs2]) ? 1 : 0

R[rd] = R[rs1] >> R[rs2]

R[rd] = R[rs1] >> imm

R[rd] = R[rs1] >> R[rs2]

R[rd] = R[rs1] >> imm

- Operation assumes unsigned integers (instead of 2's complement) The least significant bit of the branch address in jalr is set to 0 (signed) Load instructions extend the sign bit of data to fill the 64-bit register Replicates the sign bit to fill in the leftmost bits of the result during right shift
- Multiply with one operand signed and one unsigned
 The Single version does a single-precision operation using the rightmost 32 bits of a 64-

Classify writes a 10-bit mask to show which properties are true (e.g., -inf, -0,+0, +inf,

The immediate field is sign-extended in RISC-V

Set Less Than

(Word)

(Word)

Set Less Than Immediate

Set Less Than Unsigned

Shift Right Arithmetic

Shift Right Arith Imm

Shift Right Immediate (Word)

Shift Right (Word)

Set < Immediate Unsigned

ARITHMETIC CORE INSTRUCTION SET

KV64M Multiply 1	extension			
MNEMONIC	FMT	NAME	DESCRIPTION (in Verilog)	NOTE
nul, mulw	R	MULtiply (Word)	R[rd] = (R[rs1] * R[rs2])(63:0)	1)
nulh	R	MULtiply upper Half	R[rd] = (R[rs1] * R[rs2])(127:64)	
nulhsu	R	MULtiply upper Half Sign/Uns	R[rd] = (R[rs1] * R[rs2])(127:64)	6)
nulhu	R	MULtiply upper Half Unsigned	R[rd] = (R[rs1] * R[rs2])(127:64)	2)
div,divw	R	DIVide (Word)	R[rd] = (R[rs1] / R[rs2])	1)
iivu	R	DIVide Unsigned	R[rd] = (R[rs1] / R[rs2])	2)

		Olisighed		
div, divw	R	DIVide (Word)	R[rd] = (R[rs1] / R[rs2])	1)
divu	R	DIVide Unsigned	R[rd] = (R[rs1] / R[rs2])	2)
rem, remw	R	REMainder (Word)	R[rd] = (R[rs1] % R[rs2])	1)
remu, remuw	R	REMainder Unsigned (Word)	R[rd] = (R[rs1] % R[rs2])	1,2)
RV64F and RV64D Float	ing-	Point Extensions		
fld, flw	I	Load (Word)	F[rd] = M[R[rs1]+imm]	1)
fsd,fsw	S	Store (Word)	M[R[rs1]+imm] = F[rd]	1)
fadd.s,fadd.d	R	ADD	F[rd] = F[rs1] + F[rs2]	7)
fsub.s,fsub.d	R	SUBtract	F[rd] = F[rs1] - F[rs2]	7)
fmul.s,fmul.d	R	MULtiply	F[rd] = F[rs1] * F[rs2]	7)
fdiv.s,fdiv.d	R	DIVide	F[rd] = F[rs1] / F[rs2]	7)
fsqrt.s,fsqrt.d	R	SQuare RooT	F[rd] = sqrt(F[rs1])	7)
fmadd.s,fmadd.d	R	Multiply-ADD	F[rd] = F[rs1] * F[rs2] + F[rs3]	7)
fmsub.s,fmsub.d	R	Multiply-SUBtract	F[rd] = F[rs1] * F[rs2] - F[rs3]	7)
fmnsub.s,fmnsub.d	R	Negative Multiply-SUBtract	F[rd] = -(F[rs1] * F[rs2] - F[rs3])	7)
fmnadd.s,fmnadd.d	R	Negative Multiply-ADD	F[rd] = -(F[rs1] * F[rs2] + F[rs3])	7)
fsgnj.s,fsgnj.d	R	SiGN source	F[rd] = { F[rs2]<63>,F[rs1]<62:0>}	7)
fsgnjn.s,fsgnjn.d	R	Negative SiGN source	F[rd] = { (!F[rs2]<63>), F[rs1]<62:0>}	7)
fsgnjx.s,fsgnjx.d	R	Xor SiGN source	F[rd] = {F[rs2]<63>^F[rs1]<63>, F[rs1]<62:0>}	7)
fmin.s,fmin.d	R	MINimum	$F[rd] = (F[rs1] \le F[rs2]) ? F[rs1] :$ F[rs2]	7)
fmax.s,fmax.d	R	MAXimum	F[rd] = (F[rs1] > F[rs2]) ? F[rs1] : F[rs2]	7)
feq.s,feq.d	R	Compare Float EQual	R[rd] = (F[rs1] = F[rs2]) ? 1 : 0	7)
flt.s,flt.d	R	Compare Float Less Than	R[rd] = (F[rs1] < F[rs2]) ? 1 : 0	7)
fle.s,fle.d	R	Compare Float Less than or	$= R[rd] = (F[rs1] \le F[rs2]) ? 1 : 0$	7)
fclass.s,fclass.d	R	Classify Type	R[rd] = class(F[rs1])	7,8)
fmv.s.x,fmv.d.x	R	Move from Integer	F[rd] = R[rs1]	7)
fmv.x.s,fmv.x.d	R	Move to Integer	R[rd] = F[rs1]	7)
fcvt.s.d	R	Convert from DP to SP	F[rd] = single(F[rs1])	
fcvt.d.s	R	Convert from SP to DP	F[rd] = double(F[rs1])	
fcvt.s.w,fcvt.d.w	R	Convert from 32b Integer	F[rd] = float(R[rs1](31:0))	7)
fcvt.s.l,fcvt.d.l	R	Convert from 64b Integer	F[rd] = float(R[rs1](63:0))	7)
fcvt.s.wu,fcvt.d.wu	R	Convert from 32b Int Unsigned	F[rd] = float(R[rs1](31:0))	2,7)
fcvt.s.lu,fcvt.d.lu	R	Convert from 64b Int Unsigned	F[rd] = float(R[rs1](63:0))	2,7)
fcvt.w.s,fcvt.w.d	R	Convert to 32b Integer	R[rd](31:0) = integer(F[rs1])	7)
fcvt.l.s,fcvt.l.d	R	Convert to 64b Integer	R[rd](63:0) = integer(F[rs1])	7)
fcvt.wu.s,fcvt.wu.d	R	Convert to 32b Int Unsigned	R[rd](31:0) = integer(F[rs1])	2,7)
fcvt.lu.s,fcvt.lu.d	R	Convert to 64b Int Unsigned	R[rd](63:0) = integer(F[rs1])	2,7)

CORE INSTRUCTION FORMATS

	31	27	26	25	24	20	19	15	14	12	11	7	6	0
R		funct7			r	s2	r	s1	fun	ct3	rd	I	opco	de
I imm[11:0]				r	rs1 funct3		rd opcod		de					
S		imm[11:5	5]		r	s2	r	sl	fun	ct3	imm[4:0]	opco	de
SB	SB imm[12 10:5]		rs2 rs1 funct		ct3	imm[4	:1 11]	opco	de					
U	imm[31:12]								rd	l	opco	de		
UJ	JJ imm[20 10:1 11 19:			12]				rd	l	opco	de			

PSELIDO INSTRUCTIONS

raeudo mai			
MNEMONIC	NAME	DESCRIPTION	USES
beqz	Branch = zero	$if(R[rs1]==0) PC=PC+\{imm,1b'0\}$	beq
bnez	Branch ≠ zero	if(R[rs1]!=0) PC=PC+{imm,1b'0}	bne
fabs.s,fabs.d	Absolute Value	F[rd] = (F[rs1] < 0) ? -F[rs1] : F[rs1]	fsgnx
fmv.s,fmv.d	FP Move	F[rd] = F[rs1]	fsgnj
fneg.s,fneg.d	FP negate	F[rd] = -F[rs1]	fsgnjn
j	Jump	$PC = \{imm, 1b'0\}$	jal
jr	Jump register	PC = R[rs1]	jalr
la	Load address	R[rd] = address	auipc
li	Load imm	R[rd] = imm	addi
mv	Move	R[rd] = R[rs1]	addi
neg	Negate	R[rd] = -R[rs1]	sub
nop	No operation	R[0] = R[0]	addi
not	Not	$R[rd] = \sim R[rs1]$	xori
ret	Return	PC = R[1]	jalr
seqz	Set = zero	R[rd] = (R[rs1] == 0) ? 1 : 0	sltiu
snez	Set ≠ zero	R[rd] = (R[rs1]! = 0) ? 1 : 0	sltu

2)

1,5)

1,5)

1)

1)

1)

DECISTED	NAME	HSE	CALLING	CONVENTION

REGISTER	NAME	USE	SAVER
x0	zero	The constant value 0	N.A.
x1	ra	Return address	Caller
x2	sp	Stack pointer	Callee
х3	gp	Global pointer	
×4	tp	Thread pointer	
x5-x7	t0-t2	Temporaries	Caller
x8	s0/fp	Saved register/Frame pointer	Callee
x9	s1	Saved register	Callee
x10-x11	a0-a1	Function arguments/Return values	Caller
x12-x17	a2-a7	Function arguments	Caller
x18-x27	s2-s11	Saved registers	Callee
x28-x31	t3-t6	Temporaries	Caller
f0-f7	ft0-ft7	FP Temporaries	Caller
f8-f9	fs0-fs1	FP Saved registers	Callee
f10-f11	fa0-fa1	FP Function arguments/Return values	Caller
f12-f17	fa2-fa7	FP Function arguments	Caller
f18-f27	fs2-fs11	FP Saved registers	Callee
f28-f31	ft8-ft11	R[rd] = R[rs1] + R[rs2]	Caller

		RICAL ORDI			
MNEMONIC	FMT	OPCODE	FUNCT3	FUNCT7 OR IMN	
b	I	0000011	000		03/0
h	I	0000011	001		03/1
W	I	0000011	010		03/2
d	I	0000011	011		03/3
.bu	I	0000011	100		03/4
hu	I	0000011	101		03/5
.wu	I	0000011	110		03/6
ence	I	0001111	000		0F/0
ence.i	I	0001111	001		0F/1
ıddi	I	0010011	000		13/0
1111	I	0010011	001	0000000	13/1/00
lti	I	0010011	010		13/2
ltiu	I	0010011	011		13/3
ori	I	0010011	100		13/4
rli	I	0010011	101	0000000	13/5/00
rai	I	0010011	101	0100000	13/5/20
ri	I	0010011	110		13/6
ndi	I	0010011	111		13/7
uipc	U	0010111			17
ıddiw	I	0011011	000		1B/0
lliw	I	0011011	001	0000000	1B/1/00
rliw	I	0011011	101	0000000	1B/5/00
raiw	I	0011011	101	0100000	1B/5/20
d	S	0100011	000		23/0
h	S	0100011	001		23/1
W	S	0100011	010		23/2
d	I	0100011	011		23/3
dd	R	0110011	000	0000000	33/0/00
ub	R	0110011	000	0100000	33/0/20
:11	R	0110011	001	0000000	33/1/00
lt	R	0110011	010	0000000	33/2/00
ltu	R	0110011	011	0000000	33/3/00
or	R	0110011	100	0000000	33/4/00
rl	R	0110011	101	0000000	33/5/00
ra	R	0110011	101	0100000	33/5/20
r	R	0110011	110	0000000	33/6/00
ind	R	0110011	111	0000000	33/7/00
ui	U	0110111			37
ddw	R	0111011	000	0000000	3B/0/00
ubw	R	0111011	000	0100000	3B/0/20
llw	R	0111011	001	0000000	3B/1/00
rlw	R	0111011	101	0000000	3B/5/00
raw	R	0111011	101	0100000	3B/5/20
ea	SB	1100011	000		63/0
ne	SB	1100011	001		63/1
lt	SB	1100011	100		63/4
ge	SB	1100011	101		63/5
ltu	SB	1100011	110		63/6
qeu	SB	1100011	111		63/7
alr	I	1100111	000		67/0
al	ÚJ	1101111			6F
call	I	1110011	000	000000000000	73/0/000
break	Î	1110011	000	0000000000001	73/0/001
SRRW	I	1110011	001		73/1
SRRS	I	1110011	010		73/2
SRRC	I	1110011	011		73/3
SRRWI	I	1110011	101		73/5
SRRSI	I	1110011	110		73/6
		TITOUTI	TIV		13/0

IEEE 754 FLOATING-POINT STANDARD 4 $\begin{array}{ll} (\text{--}1)^S \times (1 + \text{Fraction}) \times 2^{(\text{Expower - Bian})} \\ \text{where Half-Precision Bias} = 15, Single-Precision Bias} = 127, \\ \text{Double-Precision Bias} = 1023, Quad-Precision Bias} = 16383 \\ \text{IEEE Half-, Single-, Double-, and Quad-Precision Formats:} \\ \end{array}$ Exponent Fraction 10 9 14 S Exponent Fraction 23 22 31 30 0 S Exponent Fraction 52 51 63 62 S Exponent Fraction

