
ET0901 Digital System Design

- 1. Programmable Logic Devices (PLDs)
- 2. Verilog a hardware description language (HDL)
- 3. Designing Sequential Logic System (e.g. vending machine)

PLDs:

- 1. Simple PLDs (SPLDs)
 - a. PROM (Programmable Read-Only Memory)
 - b. PAL (Programmable Array of Logic)
 - c. PLA (Programmable Logic Array)
 - d. GAL (General Array Logic)
- 2. Complex PLDs (CPLDs)
- 3. Field Programmable Gate Array (FPGAs)

AND-OR array which connections are configurable (programmable)



Re-cap:

(DE1)

Sum-of-Products Form (SOP)

Example:




Product of input variables (e.g. A, B, C, D) and/or their inversions.

Each product term should not have a sum within it; the following boolean expression is **not in SOP form**, for example:

To change it to SOP form:


SOP expression leads to a 2-layer AND-OR circuit:


It can be converted to a 2-layer NAND gate circuit:




PLD notation

Not Required







PLA Example Not Required Programmable **AND** array Programmable **OR** array P₁ P2 P4 P5 P3 **P6**

Not Required

$$S = \overline{A}\overline{B}\overline{C}\overline{D} + A\overline{B}\overline{C}D + \overline{A}\overline{B}CD$$

$$F = \overline{A}\overline{B} \text{ (P4)}$$

$$T = \overline{A} \text{ (P5)}$$

$$R = \overline{A}\overline{B} \text{ (P4)}$$

$$R = \overline{A}\overline{B} \text{ (P5)}$$

$$R = \overline{A}\overline{B} \text{ (P4)}$$


$$R = \overline{A}\overline{B} \text{ (P5)}$$

$$R = \overline{A}\overline{B} \text{ (P4)}$$


$$R = \overline{A}\overline{B} \text{ (P5)}$$

$$R = \overline{A}\overline{B} \text{ (P4)}$$

$$R = \overline{A}\overline{B} \text{ (P5)}$$




Logic Block in FPGA (Fig. 2, p. 1-2)




Example: Implementing a 3- variable truth-table with a 3-variable Look-Up Table (LUT3).


(A 8:1 MUX can be formed from seven 2:1 MUXs.)




Implement a logic function in **LUT** (Fig. 1.13, Ch.1 p. 10)



Input / Output Block in FPGA (Fig. 1.14, Ch.1 p. 11)



Re-cap on
Tristate buffer:



0: select unlatched signal

1: select latched signal