#### 2017/2018 S2 MID-SEMESTER TEST

SAS code: MST

Time Allowed: 1.5 Hour

Diploma in Electrical and Electronic Engineering DEEE 1<sup>st</sup> Year FT

Diploma in Computer Engineering DCPE 1st Year FT

Diploma in Aerospace Electronics DASE 1st Year FT

Diploma in Energy Systems Management DESM 1st Year FT

Diploma in Common Engineering DCEP 1st Year FT

#### **DIGITAL ELECTRONICS 2**

# **Instructions to Candidates**

- 1. The attention of candidates is drawn to the Rules of Conduct of Examination found on the back of the Answer Booklet.
- 2. This paper consists of Three Sections.

Section A consists of 10 multiple-choice questions, 3 marks each. No marks will be deducted for blank or wrong answers.

Section B consists of 3 short questions, each of 15 marks.

Section C consists of 1 long question of 25 marks

- 3. Answer **ALL** questions in the accompanying Answer Booklet, unless indicated otherwise.
- 4. Your admission number and class must be entered in the box provided on the cover page of the Answer Booklet.
- 5. There are 6 pages in this paper.

## Multiple choice question answer procedure

Please tick your answers in the MCQ box on the back of the cover page of the Answer Booklet.

## Section A (30 marks)

- A1. An edge-triggered JK flip-flop with PRE and CLR inputs has all its inputs except the CLK input, connected to logic High. If the signal applied at its CLK input is 20 kHz with a duty cycle of 20 %, what will be the frequency and duty cycle of the signal at its Q output?
  - (a) 10 kHz, 20 % duty cycle

(b) 10 kHz, 50 % duty cycle

(c) 40 kHz, 20 % duty cycle

- (d) 40 kHz, 50 % duty cycle
- **A2.** What is the minimum number of JK flip-flops required to build a **mod-48**<sub>10</sub> binary-sequence counter?
  - (a)  $4_{10}$
- (b)  $5_{10}$
- (c)  $6_{10}$
- (d)  $7_{10}$
- A3. What is the mod-number of the counter circuit shown in figure A3?




Figure A3

- (a)  $Mod-13_{10}$
- (b)  $Mod-12_{10}$
- (c)  $Mod-11_{10}$
- (d)  $Mod-10_{10}$
- **A4.** Which one of the following counters requires the most number of flip-flops?
  - (a) Mod 23 Ripple Counter
  - (b) Decade Counter
  - (c) Mod 16 Up/Down Counter
  - (d) A divide by 36 Asynchronous Counter
- **A5.** A counter transforms an input clock frequency of 256 kHz to 8 kHz at its MSB output. This counter is a:
  - (a) 8-bit Asynchronous counter.
  - (b) mod-8 ripple counter and a mod-4 ripple counter connected in cascade.
  - (c) 4-bit BCD counter.
  - (d) 32-bit ripple counter.

	(a)	a sign bit of 0 in	the M	SB position.						
	(b)	a sign bit of 1 in	the M	SB position.						
	(c)	a sign bit of 0 in	the LS	SB position.						
	(d)	a sign bit of 1 in	the LS	SB position.						
A7.	A mod-32 naturally resetting counter has five outputs labelled as E D C B A, with E being the MSB and A the LSB. If the signal frequency at its 3rd output C is 8 kHz, what is the signal frequency of the CLK signal applied at its clock input??									
	(a)	16 <sub>10</sub> kHz	(b)	32 <sub>10</sub> kHz	(c)	64 <sub>10</sub> kHz	(d)	128 <sub>10</sub> kHz		
A8.	A shift register circuit with <b>many</b> data inputs and <b>one</b> data output is a									
	(a)	a) serial-in, serial-out shift register								
	(b)	-								
	(c)									
	(d)	parallel-in, paral		•						
<b>A9</b> .	A parallel adder which can add signed binary numbers using the 2's complement numbering system in the range from +32767 <sub>10</sub> to -32768 <sub>10</sub> is to be constructed using the 74LS83 IC 4-bit parallel adder IC. How many of these 74LS83 ICs are required to build this parallel adder circuit?									
	(a)	410	(b)	510	(c)	610	(d)	810		
A10.	comp			numbers using the (9 <sup>th</sup> ) bit is produced						
	(a) If the 9 <sup>th</sup> bit is a 1 while the sign bit is a 0, it indicates an overflow.									
	(b)									
	(c)									
	(d)									
	` /	¥ .		<i>U</i>						

**A6.** In the 8 bits 2's complement signed numbering system, the decimal value of **zero** has \_\_\_\_\_

a

# **Section B** (45 marks)

**B1(a)** Perform the following calculations using the 2's complement signed numbering system. You are to assume that each number is to be represented by 8 bits, including the sign bit. All steps and **workings must be shown** or marks will be deducted.


(i) Add 
$$+54_{10}$$
 to  $+61_{10}$  (4 marks)

(ii) Subtract 
$$+36_{10}$$
 from  $+53_{10}$  (6 marks)

(b) Express the following pairs of numbers in BCD format and hence, perform the addition of the numbers using BCD arithmetic.

(i) Add 
$$+137_{10}$$
 to  $+25_{10}$  (5 marks)

**B2** The Full Adder (FA) symbol is shown in Figure B2.



(a) Complete the truth table of the FA circuit in your Answer Booklet using a table heading as shown in Table B2.

(6 marks)

	Inputs	Outputs		
A	В	Cin	Cout	Sum

Table B2

(b) From the completed truth table, obtain the un-simplified Boolean expressions for outputs Cout and Sum in a sum-of-products (SOP) form.

(4 marks)

(c) Use Boolean Algebra to transform the Boolean expression for the Sum output to one that uses only XOR gates and hence draw the resultant circuit for the Sum output.

(5 marks)

**B3**(a) Given a periodic clock signal as shown in figure B3, calculate its

- (i) Period
- (ii) Signal frequency.
- (iii) Duty cycle.

(6 marks) ←60μS>



(b) A counter has a count sequence as shown in Table B3. Analyze the sequence and determine the Modulus (or Mod number) of this counter.

Hence determine the frequency and duty cycle of the signal at its MSB output Q2, if the clock signal applied is 1000<sub>10</sub> Hz with a duty cycle of 50%.

(6 marks)

Q2 (MSB)	Q1	Q0 (LSB)	Clock
0	0	0	$\downarrow$
0	0	1	$\downarrow$
0	1	0	<b>\</b>
0	1	1	<b>\</b>
1	0	0	<b>\</b>
0	0	0	$\downarrow$
0	0	1	$\rightarrow$

Table B3

(c) If the initial (starting) value of the counter in Table B3 is  $010_2$  and  $62_{10}$  clock cycles are continuously applied, what will be the values at its outputs Q2 Q1 Q0 (in this order) at the end of the  $62_{10}$  clock cycles?

(3 marks)

#### Section C (25 marks)

C1 Figure C1.1 shows the block diagram of two different ripple counters with modulus (or mod numbers) to be determined. You are required to design a divide-by-18<sub>10</sub> counter as a cascade of **two** separate and different counters.



(a) How many possible ways are there to configure a divide-by-18 counter using the approach stated? List down all the possible configurations by stating the mod-number of each counter required and drawing the block diagrams showing how the 2 separate counters should be connected together to achieve the overall modulus of mod-18<sub>10</sub>.


(8 marks)

(b) Which one of the possible configurations you listed in part (a) provides a symmetrical square wave signal (50% duty cycle) at the divide-by-18<sub>10</sub> output of the cascade of two counters?

(4 marks)

(c) Using two 7493 counter ICs (see figure C1.2), implement the cascaded configuration you identified in part (b). Your implemented circuit must be labelled clearly or marks will be deducted.

(10 marks)



(d) Draw the state transition diagram of the first counter unit of the cascade of 2 counters in part (c).

(3 marks)

----- End of Paper -----