- B1. Figure 2 shows a state-assigned table for a finite state machine.
 - (a) Is this a Moore's or Mealy's finite state machine? Support your answer with reason.

Answer: Mealy's since output depends on present states as well as input.

(b) Derive the excitation table using flips.

Present state	Next	state	Output	
	w = 0	w = 1	w = 0	w = 1
<i>y</i> 2 <i>y</i> 1	Y_2Y_1	Y_2Y_1	z	z
00	01	11	0	0
01	01 /	11	1	0
11	01	11	0	1

Excitation table – truth table/K-map for generating the Next State and Output(s):

Input & Present State			Next State		Output	
W		$y_2/(Q_2)$	$y_1(Q_1)$	$Y_2(D_2)$	Y ₁ (D ₁)	Z
0		/ 0	0	0	1	0
0		/ 0	1	0	1	1
0	/	1	0	\	x	x
0		1	1		1	
1		0	0	1	1	10
1		0	1	1	1	0
1		1	0	х	х	х
1		1	1	1	1	1

This state is not used.

(The following is not required in the question.)


From K-map or inspection:

• $D_2 = W$

• $D_1 = 1$

• $Z = w'.Q_2'.Q_1 + w.Q_2$

Z		Q2 Q1				
		00	01	11	10	
	0	0	1	0	х	
W	1	0	0	1	X	



B2. Write the Verilog code for the FSM in Figure 2. You may assume that the reset state is "00" and the Reset is asynchronous active low signal and

Present

Next state

w = 0 w = 1

Output

 $w = 0 \quad w = 1$

Clock is an active low signal.

One possible solution:

```
Y_2Y_1
                                                       Y_2Y_1
module Tut5B2 (Clock, Reset, w, z);
                                                             2
                                                                     2
                                          3231
      input wire Clock, Reset, w;
                                               B 01
                                        A 00
                                                      C11
                                                              0
                                                                     0
                                               B 01
                                                      C11
                                        B 01
                                                              1
                                                                     0
      output reg z;
                                        C 11
                                               B 01
                                                      C11,
                                                             0
```

```
reg [2:1] y, Y; // Present & Next State
parameter [2:1] A=0, B=1, C=3; // State codes
```

```
// Define the next state and output combinational circuit:
always @(w,y)
case (y)
A: if (w==1) begin z=0; Y=C; end
else begin z=0; Y=B; end
```

The unused state(s)

```
endcase z=1'b0; Y=A; end

Set next state to be the reset state
instead of don't care (as in the notes).
```

// Define the sequential block:

```
always @(negedge Resetn, negedge Clock)
  if (Resetn==0) y<=A;
  else y <= Y;
    // The next state now (Y) will become the
    // present state (y) one clock cycle later.
endmodule</pre>
```