ET0901 Digital System Design

1. Programmable Logic Devices (PLDs)
2. Verilog – a hardware description language (HDL)
3. Designing Sequential Logic System (e.g. vending machine)

PLDs:

1. Simple PLDs (SPLDs)
   a. PROM (Programmable Read-Only Memory)
   b. PAL (Programmable Array of Logic)
   c. PLA (Programmable Logic Array)
   d. GAL (General Array Logic)
2. Complex PLDs (CPLDs)
3. Field Programmable Gate Array (**FPGA**s)

AND-OR array which connections are configurable (programmable)



Re-cap:

(DE1)

Sum-of-Products Form (SOP)

Example:

$$A \cdot B + \bar{A} \cdot B \cdot \bar{C} + \bar{C} \cdot \bar{D} + D$$

Product of input variables (e.g. A, B, C, D) and/or their inversions.

Each product term should not have a sum within it; the following boolean expression is **not in SOP form**, for example:

$$A \cdot B + \bar{A} \cdot B \cdot \bar{C} + \bar{C} \cdot \bar{D} + D \cdot (A+B)$$

To change it to SOP form:

$$A \cdot B + \bar{A} \cdot B \cdot \bar{C} + \bar{C} \cdot \bar{D} + A.D + B.D$$

SOP expression leads to a 2-layer AND-OR circuit:



(Connect as required by the circuit)

It can be converted to a 2-layer NAND gate circuit:



PLD notation

Not Required



Not Required

PAL Example



Not Required

$$S = \bar{A}\bar{B}\bar{C}\bar{D} + A\bar{B}\bar{C}D + \bar{A}\bar{B}CD$$

$$F = \bar{A}\bar{B}$$

$$T = \bar{A}$$



PLA Example

Not Required



Not Required

(P1) (P2) (P3)

$$S = \bar{A}\bar{B}\bar{C}\bar{D} + A\bar{B}\bar{C}D + \bar{A}\bar{B}CD$$

$$F = \bar{A}\bar{B} \quad \text{(P4)}$$

$$T = \bar{A} \quad \text{(P5)}$$



FPGA structure (Fig. 1, p. 1-2)



Instead of AND/OR planes in SPLD & CPLD

Logic Block

(See Fig. 2, p.1-2)

Interconnection

Input/Output **Block**

(See Fig. 4, p.1-3)

Switch Box

Connect Block

connects **Logic Block**s' inputs & outputs to the Interconnection wires.

Switch Box connects Interconnection wires together.

Logic Block in FPGA (Fig. 2, p. 1-2)



Look-Up Tables (LUT) (See Fig. 3)

All combinational logics are implemented with LUTs.

All flip-flops are driven by this common clock signal

MUXs (for inter-connection)

D flip-flops

Example: Implementing a 3- variable truth-table with a 3-variable Look-Up Table (LUT3).

(A 8:1 MUX can be formed from seven 2:1 MUXs.)

Truth table

S	A	B	Z
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	1



Implement a logic function in **LUT** (Fig. 1.13, Ch.1 p. 10)



x_1	x_2	f_1
0	0	1
0	1	0
1	0	0
1	1	1

(b) $f_1 = \bar{x}_1\bar{x}_2 + x_1x_2$

Input / Output Block in FPGA (Fig. 1.14, Ch.1 p. 11)



0: select unlatched signal

1: select latched signal

Re-cap on Tristate buffer: