

pulse per sec.



7-10. Show how a 74LS293 counter can be used to produce a 1.2-kpps output from an 18-kpps input.

$$18 \text{ Kpps} \rightarrow \boxed{\text{MOD-?}} \rightarrow 1.2 \text{ Kpps}$$

ie KHz

$$\frac{18}{1.2} = 15 \rightarrow \text{MOD-15}$$

Reset all flip-flops when the binary output is 1111 (=15).



The NAND gate inside 74LS293 will output 0 to reset all flip-flops when the binary output is 1111 (=15).


FIGURE 7-8 (a) Logic diagram for 74LS293 asynchronous counter IC; (b) block symbol, with pin numbers in parentheses.


7-11. Show how two 74LS293s can be connected to divide an input frequency by 60 while producing a symmetrical square-wave output.

The 2nd counter must be MOD-2^N

Note - the output waveform at the final stage (i.e. MSB) of the counter will be square-wave (i.e. 50% duty-cycle) **only** if the counter has MOD = 2, 4, 8,

Example







7-14. (a) Draw the diagram for a MOD-16 down counter.

(b) Construct the state transition diagram.

(c) If the counter is initially in the 0110 state, what state will it be after 37 clock pulses?



(b) State Diagram:




(c) Initial state = 6, what is final state after 37 pulses?

The state returns to 6 after every 16 pulses.

After 32 pulses, the state = 6,

After 5 pulses more, the state = $6 - 5 = 1$.

7-30. Draw the AND gates necessary to decode the 10 states of the BCD counter of Figure 7-6(b).
ie outputs '1' only during that state



(b)

FIGURE 7-6

(b) MOD-10 (decade) ripple counter.

$$\begin{matrix} DCBA \\ = 0000 \end{matrix} \left\{ \begin{matrix} \overline{D} \\ \overline{C} \\ \overline{B} \\ A \end{matrix} \right. \text{AND gate} \rightarrow X_0 = '1' \text{ only when state} = 0$$

$$\begin{matrix} DCBA \\ = 0001 \end{matrix} \left\{ \begin{matrix} \overline{D} \\ \overline{C} \\ \overline{B} \\ A \end{matrix} \right. \text{AND gate} \rightarrow X_1 = '1' \text{ only when state} = 1$$

etc. etc.

$$\begin{matrix} DCBA \\ = 1001 \end{matrix} \left\{ \begin{matrix} D \\ \overline{C} \\ \overline{B} \\ A \end{matrix} \right. \text{AND gate} \rightarrow X_9 = '1' \text{ only when state} = 9$$

