SINGAPORE POLYTECHNIC

0000 0001 = +1

 $0000\ 0010 = +2$ ET 1004

Etc. etc.

 $0000\ 0000 = 0$

0111 1111 = +127

Multiple choice question answer procedure

1000 0000 = -128

Please tick the correct answer in the box provided at the back of the cover page in the answer booklet. No marks will be deducted for incorrect answers.

1111 1110 = -2
1111 1111 = -1

Section A Multiple Choice Questions (20 Marks)

1. What is the maximum positive decimal value that can be represented by an 8-bit (including the sign bit) 2's complement signed numbering system?

(a) $+15_{10}$ (b) $+127_{10}$ (c) $+128_{10}$ (d) $+255_{10}$ Answer: (b) Max positive 8-bit value = 2^7 -1

- 2. In the 8-bit (including the sign bit) 2's complement signed numbering system, what does the number 100000002 equates to when converted to decimal?
 - (a) an arithmetic overflow (b) -1_{10} (c) -128_{10} (d) Zero

Answer: (c) Max negative 8-bit value = -2^7

3. How many JK flip-flops are required to construct a Mod-60₁₀ counter that counts in the BCD sequence?

Represent each decimal digit with 4-bit

(a) 6₁₀ JK flip-flops

(b) 7₁₀ JK flip-flops


(c) 10₁₀ JK flip-flops

(d) 60₁₀ JK flip-flops.

Answer: (b)

The x1 BCD (0..9) requires 4-bit (4 flip-flops), the x10 BCD (0..5) requires 3-bit.


- **4.** To calculate the average power consumed by a digital IC, the expression to use is:
 - (a) $[(I_{CCH} + I_{OH})/2 + (I_{CCL} + I_{OL})/2] * V_{CC}$
 - (b) $[(I_{CCH} + I_{IH})/2 + (I_{CCL} + I_{IL})/2] * V_{CC}$
 - (c) $[(I_{OL} + I_{IL})/2 + (I_{OH} + I_{IH})/2] * V_{CC}$
- (d) $(I_{CCH} + I_{CCL})/2 * V_{CC}$ Answer: (d) Average Power = Average $I_{cc} \times V_{cc}$
 - 5. What is the mod-number of the counter circuit shown in figure A5?



SINGAPORE POLYTECHNIC

ET1004

6. A Demultiplexer accepts data from:




- (a) one input line and transfers it to one of the select lines.
- (b) one input line and transfers it to multiple select lines.
- one input line and transfers it to one of several output lines. (c)
- one input line and transfers it to one output line. (d)

N Select Inputs


Answer: (c)

- 7. A Multiplexer is a very flexible logic device that can be used in many applications. Which one of the following examples is **Not** an application of the Multiplexer
 - implementation of combinational logic functions. (a)
 - (b) data selection and routing of binary data.
 - (c) storage of binary data.
 - parallel-to-serial conversion of binary data. (d)



Answer: (c)

8. The 7442 is described as a BCD-to-Decimal Decoder as it is used to decode BCD numbers. If a 7442 has inputs as shown in figure A8, what will be its outputs?



(a) Only Q9 goes Low. (b) Only Q2 goes Low.

(c) All outputs go Low. (d) All outputs go High.

Demultiplexer

16


Answer: (d)

The selected output will be '0', other outputs will be '1'.

- 9. Which one of the following devices is used to convert key-pad actuations to a binary code?
 - (a) Encoder
 - (c) Multiplexer

Decoder (b)

(d)



Answer: (a)

- 10. A Mod- 16_{10} down-counter starts with the output state of 0001_2 . What will be the value at its outputs after the application of 83₁₀ clock cycles?
 - (It will return to state 1 0100_{2} (a)
- (b) 1111_{2}
- every 16 clock pulses.) 0101_{2} (c)
- (d) 1110_{2}


Answer: (d)

2014/2015 S2

$$5 \times 16 = 80$$
:
 $80 \quad 81 \quad 82 \quad 83$
 $1 \rightarrow 0 \rightarrow 15 \rightarrow 14$

Section B Short Questions (60 marks)

B1. Perform the following operations using the 2's complement signed numbering system. You are to assume that each number is to be represented by 8 bits, including the sign bit.



NB:\All workings in question B1 must be shown or marks will not be awarded.

```
(+76) - (+33)

= (+76) + (+33)

+33: 0010 0001

Invert: 1101 1110

Add 1: 1101 1111 = -33

+76: 0100 1100


-33: 1101 1111

1 0010 1011


(Take 8-bit only as result.)
```

A5 should be: 0 (active) A4 to A1: don't care.

B2(a) The 74138 is a **1-of-8** decoder device and has a symbol as shown in figure B2.1. What is another name for this decoder? What will be the logic values at the outputs Y7 to Y0 if the inputs to the decoder are: A2 A1 A0 = H L H and, E1 = H, E2 = H and E3 = L?




(b) The outputs of the 74147 **decimal-to-BCD** priority encoder circuit shown in figure B2.2 is 1 0 1 0, as shown, what must be the logic levels at inputs A9 to A1 in order for this code to be produced?



2014/2015 S2

B3 The 74LS283 as shown in figure B3, is a 4-bit parallel adder IC, i.e. a device that adds two sets of 4-bit numbers simultaneously.



- (a) If the 4-bit parallel adder IC is to be constructed using the Full Adder unit, how many Full Adder units are required? *Each 74LS283 IC is a 4-bit parallel adder* (2 marks)
- (b) If A3 A2 A1 A0 = $\boxed{0.111}$ and B3 B2 B1 B0 = $\boxed{1.10}$, respectively, what will be the binary value at the outputs $\boxed{C4$, S3, S2, S1, S0 if $\boxed{C0 = 1}$?

$$0111 + 1110 + 1 = 10110$$

(c) If a **4-bit** (including the sign bit) **2's complement** signed numbering system is used, what are the equivalent decimal numbers being added and the equivalent decimal sum result in part(b)? How should the carry-out bit C4 be treated in this case?

(6 marks)

Answer 1

Performing $\mathbf{A} + \mathbf{B} + \mathbf{C}_0$ where:

$$A = 0111 = +7$$
, $B = 1110 = -2$, $C_0 = 1 = +1$,

$$S = 0110 = +6$$
, C_4 should be ignored.

Answer 2

Performing A - B' (i.e. A + -[B']) where:

$$A = 0111 = +7.$$

B = 1110 (i.e. B' = 0001 = +1); B is the 1's complement (i.e. inversion) of B'.

 C_0 performs plus 1 to produce the 2's complement of B' (i.e. -B').

$$S = 0110 = +6$$
, C_4 should be ignored.

Answer 3

Performing **B - A'** (i.e. **B + -[A']**) where:

$$B = 1110 = -2$$
.

A = 0111 (i.e. A' = 1000 = -8); A is the 1's complement (i.e. inversion) of A'.

 C_0 performs plus 1 to produce the 2's complement of A' (i.e. -A').

S = 0110 = +6, C_4 should be ignored.

Each of the following five statements comprising this question describes a particular **type** of **counter or shift register** circuit. You are required to state in your answer booklet, the type of counter or register circuit being described by each statement. Ensure that your answers are labelled exactly according to each of the statements i.e. [(a), (b)....(e)] or marks will not be awarded.

(10 marks)

- (a) This shift register circuit has many data inputs but only one data output.

 Parallel-In Serial-Out (PISO) shift register.
- (b) This counter counts in the following binary sequence 000, 001, 010, 011, 100, 101, 110, repetitively.


Mod-7 counter.

- (c) The duty cycle of the output signals of this asynchronous counter is always 50%.

 Mod-2^N counter. (Example: Mod-2, 4, 8, 16 etc.)
- (d) This shift register inputs data one bit at a time but outputs data multiple bits at a time. Serial-In Parallel-Out (SIPO) shift register.
- (e) This counter divides its Clock signal frequency by its mod number.

Frequency Divider. (Any counter is also a frequency divider).

B5 The 74151 is described as an 8- to-1 multiplexer. Figure B5.1 shows the symbol of this multiplexer.



(a) Using one 74151 8-input multiplexer IC, show how you can connect the 74151 to function as a 4-to-1 multiplexer. In your completed diagram, label the data inputs as D0 D1 D2 D3 and the select inputs as A1 A0, where the subscript of 0 denotes the LSB. Unused inputs should be indicated as N.C. (i.e. No Connection).

(4 marks)

(b) Given the 74151 multiplexer connected as shown in figure B5.2, determine the logic function (i.e. Boolean expression) implemented at both outputs: Z and Z. From the

resultant expressions obtained, what are the generic names of these two output functions?

Hint: Create a truth table with C, B and A as input variables Z and \overline{Z} as outputs.

(6 marks) Z = 0 (and Z' = 1) only when CBA=111 (when I_7 is selected).





Figure B5.2

$$Z = C'.B'.A' + C'.B'.A + C'.B.A' + C'.B.A + C.B'.A' + C.B'.A + C.B.A'$$

$$(I_0) \qquad (I_1) \qquad (I_2) \qquad (I_3) \qquad (I_4) \qquad (I_5) \qquad (I_6)$$

B6 Table B6 lists the typical values of the AC and DC parameters (characteristics) for three different logic families of the 7404 Inverter IC.



7404

| Parameter | Unit | Device A | Device B | Device C |
|------------------------------|------|----------|----------|----------|
| Vcc | V | 5 | 5 | 5 |
| V _{IH (min)} | V | 2 | 2 | 2 |
| V _{IL (max)} | V | 0.8 | 0.8 | 0.8 |
| V _{OH (min)} | V | 2.4 | 2.7 | 2.5 |
| V _{OL (max)} | V | 0.4 | 0.5 | 0.5 |
| Icc _H | mA | 12 | 4.4 | 10 |
| $Icc_{\scriptscriptstyle L}$ | mA | 24 | 7.6 | 20 |
| tp _{LH} | nS | 11 | 9 | 2 |
| tp_{HL} | nS | 13 | 11 | 3 |

Table B6

(a) Which device has the highest output voltage for logic High and what is the value of this voltage?

Device B, its
$$V_{OH}$$
 (min) = 2.7V (2 marks)

(b) Which device can operate at the highest signal frequency? Justify your answer by quoting the correct parameter and its value.

Device C. Less delay $(t_P) \rightarrow higher operating frequency.$ (2 marks)

- (c) Calculate the average power consumption per gate for device \mathbf{A} , only.

 Whole IC: $P = V_{CC} x$ average $I_{CC} = 5V x (12+24)/2 \text{ mA} = 90 \text{ mW}$. (4 marks)

 Per gate: 90/6 = 15 mW.
- (d) Without doing any calculations, which device has the lowest power consumption per gate? Justify your answer by quoting the correct parameter.


(2 marks)

Device B.

All 3 devices has the same V_{CC} (5V) but B has the lowest I_{CC} .

Section C Long Question (20 marks)


C1. The block diagram in figure C1.1 shows a Mod-12 asynchronous counter connected to a decoder that detects the presence of a particular set of counting sequence.




<u>Figure C1.1</u> *The block diagram of an asynchronous counter with decoder.*

(a) Draw the state transition diagram of the Mod-12 counter.

(4 marks)



(b) Using one 7493 IC, symbol and internal circuit as shown in figure C1.2, show how you would configure the mod-12 counter. Draw your circuit in your answer booklet using only the symbol. You must ensure that all the inputs and outputs of your circuit diagram are labelled clearly or marks will be deducted. (6 marks)



Mod-12 \rightarrow clear all flip-flops when the count becomes 1100 (12); i.e. when DCBA = 1100 or when D=1 and C=1. (Hence connect D and C to MR1 and MR2.)

- (c) The decoder has an output P that responds as follows:
 - Output P = H, whenever the counter outputs D C B A is equal to or greater than 7_{10} .

Determine the truth-table for this decoder, using a table format as shown in Table C1. You are reminded that D is the MSB and A is the LSB and all don't care conditions should be indicated as 'X's.


(4 marks)

| D | C | В | A | P |
|---|---|---|---|---|
| 0 | 0 | 0 | 0 | 0 |
| : | : | : | : | ? |
| 1 | 1 | 1 | 1 | X |

Table C1

(d) Using one 74151 multiplexer (symbol as shown in figure B5.1 on page 6) and an inverter, if necessary, design the decoder using the truth-table you completed in part (c). Ensure that you labelled your completed circuit clearly or marks will be deducted.

(Hint: Assigned variables D, C and B to select inputs S2, S1 and S0, respectively.) $S_2 S_1 S_0$ (6 marks) DCBA P DCBA P **End-of-paper** (0)0000 0 (1)0001 0 0001 0 (2) 0010 0 0010 (3) 0011 0 (4)0100 0 Data inputs (5) 0101 0 Α E I1 I2 Ιo Iз Ι4 Ι6 (6)0110 0 So(LSB) (7) 0111 1 74151 S1



inputs

 S_2

Ζ

Output 👃

(8)

(9)

(10)

(11)

(12)

(13)

(14)

(15)

1000 1

1001 1

1010 1

1011 1

1100 x

1101 x

1110 x

11111 x