
#### **Gate Instantiations** (Note Ch.2 p.15)


**Pre-defined modules for logic gates** 



The instance name is optional.

The order of execution statements is not important unless inside an **always** block.

## (Another example from: "Quick Start Guide to Verilog" p.54)




Note these statements are concurrent and their order is not important (since they are not enclosed in any **always / initial** block).

# Note Ch.2 p.16

Name	Description	Usage
and	$f=(a\cdot b\cdot \cdots)$	and $(f, a, b, \ldots)$
nand	$f = \overline{(a \cdot b \cdot \cdots)}$	nand $(f, a, b, \ldots)$
or	$f = (a + b + \cdots)$	or $(f, a, b, \ldots)$
nor	$f = \overline{(a+b+\cdots)}$	$\mathbf{nor}\left(f,a,b,\ldots\right)$
xor	$f = (a \oplus b \oplus \cdots)$	$\mathbf{xor}(f, a, b, \ldots)$
xnor	$f=(a\odot b\odot\cdots)$	$\mathbf{xnor}(f, a, b, \ldots)$
not	$f = \overline{a}$	$\mathbf{not}(f,a)$
buf	$f = a_{AA} A \{E_1\}$	<b>buf</b> (f, a)
notif0	$f = (!e ? \overline{a} : 'bz)$	<b>notif0</b> (f, a, e)
notif1	$f = (e ? \overline{a} : 'bz)$	<b>notif1</b> ( <i>f</i> , <i>a</i> , <i>e</i> )
bufif0	f = (!e ? a : 'bz)	<b>bufif0</b> $(f,a,e)$
bufif1	f = (e ? a : bz)	bufif1 $(f, a, e)$

#### From DE2:




Hi-Z of any bits

#### Sub-circuit (Note Ch.2 p.17)


```
module adder4(carryin,X,Y,S, carryout);
     input carryin; input [3:0] X, Y; output [3:0] S; output carryout; wire [3:1] C;
                                                         Positional port mapping:
     fulladd stage0 (carryin, X[0], Y[0], S[0], C[1]);
                                                         Following the order of ports
     fulladd stage1 (C[1], X[1], Y[1], S[1], C[2]);
                                                         as defined in fulladd
     fulladd stage2 (C[2], X[2], Y[2], S[2], C[3]);
     fulladd stage3 (.Cout(carryout), .s(S[3]), .y(Y[3]), .x(X[3]), .Cin(C[3]));
endmodule'
                                                                Explicit port mapping
             Module defined on p.15: module fulladd (Cin,x,y,s,Cout);
```

# (Another example from: "Quick Start Guide to Verilog" p.52-53)




#### **Verilog for Combinational Circuits** (Ch.2, p.18)

- Simple combinational circuits use continuous assignments (assign).
- Complicated circuits use blocking assignments (=) in always block.




### (Ch.2, p.19)



#### **Verilog for Sequential Circuits** (Ch.2, p.19)

• Sequential circuits - use non-blocking assignments (<=) in always block.





## (Another example from: "Quick Start Guide to Verilog" p.72)


```
module BlockingEx4
  (output reg F, WRONG
   input wire A,
   input wire Clock);

reg B;

always @ (posedge Clock)
   begin
   B = A; // statement 1
   F = B; // statement 2
   end
endmodule
```







begin

B\_temp = A;

F\_temp = B;

//At the end:


B = B\_temp;


F = F\_temp;

end

Ch.2, p.20

When L==1
Parallel load:






3:0

W

Clk

If L==1 then


3:0




For example, let say, Q==4'b1101 initially: When k==0:  $Q[0] <= Q[1] \rightarrow Q[0] <= 0$ . When k==1:  $Q[1] <= Q[2] \rightarrow Q[1] <= 1$ . When k==2:  $Q[2] <= Q[3] \rightarrow Q[2] <= 1$ . Q[3] <= w; (w is either 0 or 1.) Finally, Q becomes w110. (Q has been shifted right.)

Use unblocking assignment (<=) in always blocks for sequential circuits.

Fig. 2-18 (Ch.2, p.20)



#### Simulation (Notes p. 21-23) – see also notes for Lab 1




#### Figure 20 - Verilog testbench for Ex6 in Figure 18

```
'timescale 1 ns / 1 ps // simulator time unit = 1 ns and precision = 1 ps
module Ex6 tb(); // module name Ex6 tb, input and output is optional here
wire [3:0] Q; // output in design become input in test-bench
reg [3:0] R; // input in design become output in test-bench
reg L;
reg w;
reg Clk=0; // Clk is initialized with logic '0'
initial // initial block is not synthesizeable, meant for simulation only
begin
  L=1; // Initially L= '1'
                                              initial block for L
  #20 L=0; // 20 ns later L= '0'
  #200 L=1; // another 200 ns later L= '1'
end
initial
begin
  w=1; // Initially w = 1
                                               initial block for w
  #30 \text{ w=0}; // 30 ns later w= '0'
  #100 w=1; // another 100 ns later w= '1'
 end
initial
begin
  R=4'b1010; // Initially R = "1010"
                                                     initial block for R
  #20 R=4'b0011; // 20 \text{ ns later } R = "0011"
  #200 R=4'b0110; // another 200 ns R = "0110"
end
always #10 Clk=~Clk; // Clock pulse train of period = 10 + 10 ns = 20 ns
```

Ex6 dut(R,L,w,Clk,Q); //an instance of Ex6 is added and called dut

endmodule



This method uses separate blocks for the test signals. (Easier to control timing.)

always block for clock pulses at Clk