

SINGAPORE POLYTECHNIC**2015/2016 S2 MID-SEMESTER TEST****SAS code:****MST**MODULE: DIGITAL ELECTRONICSMOD. CODE: ET1004COURSE/YEAR: DASE/DCEP/DESM/DCPE/ DEEE 1FT**Section A**

1 (d) 2 (d) 3 (b) 4 (c) 5 (d) 6 (b) 7 (a) 8 (c) 9 (c) 10 (b)

SECTION – B**ADD +23₁₀ to +66₁₀ in BCD format**

$$\begin{array}{rcl}
 +23 & = & \quad \quad \quad 0 \ 0 \ 1 \ 0 \quad 0 \ 0 \ 1 \ 1 \\
 +66 & = & \quad \quad \quad 0 \ 1 \ 1 \ 0 \quad 0 \ 1 \ 1 \ 0 \\
 \hline
 89 & = & \quad \quad \quad 1 \ 0 \ 0 \ 0 \quad 1 \ 0 \ 0 \ 1
 \end{array}$$

ADD +76₁₀ to +17₁₀ in BCD format

$$\begin{array}{rcl}
 +76 & = & \quad \quad \quad 0 \ 1 \ 1 \ 1 \quad 0 \ 1 \ 1 \ 0 \\
 +37 & = & \quad \quad \quad 0 \ 0 \ 1 \ 1 \quad 0 \ 1 \ 1 \ 1 \\
 \hline
 & = & \quad \quad \quad 1 \ 0 \ 1 \ 0^1 \quad 1 \ 1 \ 0 \ 1 \\
 & & \quad \quad \quad +1 \ 1 \ 0 \quad +1 \ 1 \ 0 \\
 \hline
 +113 & = & \underline{0 \ 0 \ 0 \ 1 \quad 0 \ 0 \ 0 \ 1 \quad 0 \ 0 \ 1 \ 1}
 \end{array}$$

Add -48₁₀ to +67₁₀ in 8 bits 2's complement system

$$\begin{array}{rcl}
 & & \text{sign} \ 64 \ 32 \ 16 \ 8 \ 4 \ 2 \ 1 \\
 +48 & = & \underline{0 \ 0 \ 1 \ 1 \ 0 \ 0 \ 0 \ 0} \\
 -48 & = & 1 \ 1 \ 0 \ 1 \ 0 \ 0 \ 0 \ 0 \\
 +67 & = & \underline{0 \ 1 \ 0 \ 0 \ 0 \ 0 \ 1 \ 1} \\
 +19 & = & \underline{1 \ 0 \ 0 \ 0 \ 1 \ 0 \ 0 \ 1}
 \end{array}$$

SINGAPORE POLYTECHNIC
2015/2016 S2 MID-SEMESTER TEST

SAS code:
MST

MODULE: DIGITAL ELECTRONICSMOD. CODE: ET1004COURSE/YEAR: DASE/DCEP/DESM/DCPE/ DEEE 1FT

No	SOLUTION
B2	
a)	<p>Given:</p> $\begin{array}{cccccccc} A_7 & A_6 & A_5 & A_4 & A_3 & A_2 & A_1 & A_0 \\ & = & 0 & 1 & 0 & 0 & 0 & 1 & 1 & 1_2 \end{array}$ $\begin{array}{cccccccc} B_7 & B_6 & B_5 & B_4 & B_3 & B_2 & B_1 & B_0 \\ & = & 1 & 1 & 0 & 1 & 1 & 1 & 1 & 0_2 \end{array}$ <p>And,</p> $\begin{array}{cccccccc} C_i & = & \text{-----} & 1_2. \\ C_o & S_7 & S_6 & S_5 & S_4 & S_3 & S_2 & S_1 & S_0 \\ & = & 1 & 0 & 0 & 1 & 0 & 0 & 1 & 1 & 0_2 \end{array}$ <div style="text-align: center;"> $\begin{array}{ccccc} \uparrow & \uparrow & & & \uparrow \\ C_o & S_7 & & & S_0 \end{array}$ </div>
b)	<p>If 8 bits two's complement signed arithmetic is used the equivalent decimal values are:</p> <p>For input A, the decimal value is +ve 71 since sign bit is 0 & input B, is in 1's complement form as the sign bit is 1 & Cin = 1 Therefore the B input is -ve 33 and the sum result = +ve 38</p>
c)	<p>Eight (8) 74LS283 Adder ICs are required to build a 32-bit parallel Adder.</p>


SINGAPORE POLYTECHNIC**2015/2016 S2 MID-SEMESTER TEST****SAS code:****MST**MODULE: DIGITAL ELECTRONICSMOD. CODE: ET1004COURSE/YEAR: DASE/DCEP/DESM/DCPE/ DEEE 1FT

No	SOLUTION
B3	
(a)	Frequency = 0.8 / RC = 0.8/(200 *10 ⁻⁶) = 4000 Hz
(b)	Flip-flop X is the LSB and Flip-flop Z is the MSB
(c)	Mod-5 counter
(d)	Frequency at Output Z = 4000/5 = 800Hz <div><div><div>Z Y X</div><div>0 0 0</div><div>0 0 1</div><div>0 1 0</div><div>0 1 1</div><div>1 0 0</div><div>0 0 0</div></div><div>from count sequence, waveform at Z is: <div>0 0 0 0 1</div></div></div> Thus duty cycle of waveform at Z = 1/5 * 100 = 20%

MODULE: DIGITAL ELECTRONICS

MOD. CODE: ET1004

COURSE/YEAR: DASE/DCEP/DESM/DCPE/ DEEE 1FT

No	SOLUTION
C1	
(a)	Mod number of BCD counter = mod -10₁₀
(b)	<p>Given Clk = 100₁₀ kHz</p> <p>Frequency at P = 100000/8 = 12500 Hz</p> <p>Frequency at Q = 12500/10 = 1250 Hz</p>
(c)	<p>Mod number of 3rd counter = 1250/250 = Mod -5₁₀</p> <p>Overall Modulus = 8 X 10 X 5 = Mod 400</p>
(d)	 <p>Important</p> <p>Correct number of flip-flops, i.e. 4 FFs & connection.</p> <p>Correct clock input is used.</p> <p>Indication of correct LSB and MSB outputs.</p> <p>MR1 & MR2 connections to the correct outputs.</p>
(e)	To obtain 50% duty cycle for output R, reconfigure the cascade such that the Mod-8 is the 3 rd or last counter in the cascade.