Section A Multiple Choice Questions (20 Marks)

- **A1.** What is the BCD representation of decimal number 37?
 - (a) 100101₂
- (b) 11111₂
- (c) 00110111₂
- (d) 110111₂

Answer: (c)

BCD – uses 4-bit to represent a decimal digit. 3: 0011₂, 7: 0111₂.

- A2. How many Full Adder units are required to build a 16-bit parallel Adder?
 - (a) 8₁₀
- (b) 16₁₀
- (c) 32₁₀
- (d) 64₁₀

Answer: (b)

Full Adder is a 1-bit adder – combine N of them to form N-bit adder.

- A3. A shift register which inputs data, one bit at a time, but transfer out multiple data bits simultaneously is a:
 - (a) parallel-in, serial-out register
- (b) parallel-in, parallel-out register
- (c) serial-in, parallel-out register
- (d) serial-in, serial-out register

Answer: (c)


Serial: 1 bit at a time. Parallel: multiple bits simultaneously.

- A4. To build a Mod-4096₁₀ binary counter, the number of JK flip-flops required is:
 - (a) 9₁₀
- (b) 10₁₀
- (c) 11_{10}
- (d) 12₁₀

Answer: (d)

 $4096 = 2^{12} \rightarrow 12$ -bit.

A5. What is the binary code generated at the outputs of the 74147 BCD priority encoder shown in figure A5?



(a) $Q_3 Q_2 Q_1 Q_0 = 1001_2$

(b) $Q_3 Q_2 Q_1 Q_0 = 0111_2$

(c) $Q_3 Q_2 Q_1 Q_0 = 1000_2$

 $(d) \quad \ Q_3 \ Q_2 \ Q_1 \ Q_0 \ = 0 \ 1 \ 1 \ 0_2$

Answer: (c)

Priority encoder: the output code indicates the highest active input. Highest active input: A7 \rightarrow Output: 0111₂ \rightarrow Inverted output 1000₂.

- A6. The mathematical expression use for calculating the average power consumed by a TTL digital IC is:
 - (a) $(I_{OL} + I_{OH})/2 * V_{CC}$
 - (b) $(I_{OL} + I_{CCL})/2 * V_{CC}$
 - (c) $(I_{OH} + I_{CCH})/2 * V_{CC}$
 - (d) $(I_{CCH} + I_{CCL})/2 * V_{CC}$

Answer: (d)

Average power = Average Icc x Vcc. (Vcc is constant at 5V.)

- A7. There are _____ outputs in a 1-of-64 decoder.
 - (a) 1₁₀
- (b) 4₁₀
- (c) 6₁₀
- (d) 64₁₀

Answer: (d)

1-of-64: It means only 1 of the 64 outputs is active.

- **A8.** A Multiplexer accepts data from:
 - (a) one of many input lines and transfers it to one output line.
 - (b) one input line and transfers it to one output line.
 - (c) one of many input lines and transfers it to several output lines.
 - (d) one input line and transfers it to one of several output lines.

Answer: (a)

Multiplexer: the selected input signal will be channelled to its output.

A9. What is the CLK signal frequency applied to the CLK input of the Mod-10 counter in figure A9?



Figure A9

(a) 2000₁₀ Hz

(b) 3000₁₀ Hz

(c) $4500_{10}\,\text{Hz}$

(d) 6000₁₀ Hz

Answer: (d)

The combined MOD = $4 \times 10 = 40$, hence $f_{CLK} = 40 \times 150 \text{ Hz} = 600 \text{ Hz}$.

- A10. 'Fan-Out' is defined as the number of logic loads that can be connected to _____ without exceeding the IC manufacturer's specifications.
 - (a) a single input

- (b) a single output
- (c) all the inputs and outputs
- (d) the Vcc power supply

Answer: (b)

Fan-out: Number of loads (i.e. other gates' inputs) that one output can drive reliably.

B1(a) What is the range of decimal numbers that can be represented by a 10-bit (including the sign bit) 2's complement signed numbering system? How many different decimal values are there in this range?

(4 marks)

10-bit
$$\rightarrow 2^{10} = 1024$$
.

It has **1024 different numbers**: 512 +ve (including 0) and 512 –ve numbers.

Range: -1 to -512 and 0 to +511 \rightarrow -512 to +511.


(b) Use the 8 bits (including the sign bit) 2's complement system to perform the following addition

(6 marks)

- B2 The Full-Adder is a combinational logic circuit that adds 3 bits namely, A, B and Cin, to produce a summation result of 2 bits, appropriately labelled as Cout (carry-out) and Sum.
 - (a) Complete the truth-table of the Full-Adder using a table format as shown in Table B2.(4 marks)

$A + B + C_{in} = C_{out}$, Sum (2-bit output)					
	Inputs	3	Outputs		
Cin	В	Α	Cout	Sum	
0	+ 0	+ 0	= 0	0	
0	+ 0	+ 1	= 0	1	
0	+ 1	+ 0	= 0	1	
0	+ 1	, 1	<u> </u>	0	
1	+ 0	+ 0	= 0	1	
1	+ 0	, 1	<u>=</u> 1	0	
1	+ 1	+ 0	= 1	0	
1	+ 1	+ 1	<u>=</u> 1	1	

(b) Using one 74151 IC, an 8-input multiplexer (symbol as shown in figure B2), implement the Cout output of the Full Adder. In your implementation, ensure that you label your circuit diagram clearly using the variable names of Cin, B, A and Cout or marks will not be awarded.



(c) How many 74151 ICs are required to implement the complete Full Adder circuit?

(2 marks)

(4 marks)


Two 75151 ICs are required: one for the C_{out} and one for the Sum.

- B3 Figure B3 shows the circuit of a BCD encoder.
 - (a) Briefly describe what is an encoder?

An encoder outputs a binary code indicating which of the inputs is ON.

(2 marks)

- (b) Determine the outputs logic levels at Q3, Q2, Q1 and Q0 for the following input conditions:
 - (i) Inputs A1 to A9 = logic LOW All inputs are OFF \rightarrow Output = 0000₂ (0).
 - (ii) Input A7 = logic HIGH. All other inputs = LOW \rightarrow Output = 0111₂ (7).
 - (iii) All Inputs A1 to A9 = logic HIGH \rightarrow Output = 1111₂ (15).
 - (iv) Comment on the code generated in (iii) above and, state whether the encoder is an ordinary or priority encoder. Justify your answer.



For a priority encoder, if the highest active input is A9 \rightarrow Output = 1001₂ (9).

Hence, the above is **not a priority encoder**.

Each of the five statements comprising this question describes MSI devices, namely: Encoder, Decoder, Multiplexer and De-multiplexer. You are required to state in your answer booklet, the type of MSI device (or MSI devices) being described by each statement. Ensure that your answers are labelled exactly according to each of the statements i.e. [(a), (b)....(e)] or marks will not be awarded.

(10 marks)

- (a) One of its 10 outputs goes low whenever a BCD code is applied to its inputs. BCD decoder.
- (b) A combinational logic circuit can be easily implemented using this device. Multiplexer.
- (c) Keyboard actuations on a notebook computer are converted to ASCII codes using this device.
 - ASCII encoder.
- (d) This device can be used to route a signal at its single data input to one of its several data outputs. De-multiplexer
- (e) These two MSI devices have more inputs than outputs. What are they?
 Multiplexer and Encoder.


CLK	Q3 (MSB)	Q2	Q1	Q0 (LSB)
•	0	0	0	0
Ψ	0	0	0	1
Ψ	0	0	1	0
Ψ	0	0	1	1
Ψ	0	1	0	0
Ψ	0	1	0	1
Ψ	0	1	1	0
Ψ	0	1	1	1
•	1	0	0	0
•	0	0	0	0
•	0	0	0	1

Table B5.1

- (a) What is the mod-number of this counter? One counter cycle: 0 to 8. Hence, **Mod-9.** (3 marks)
- (b) Using one 7493 IC, the symbol and internal circuit of which is as given in figure B5.2, show how you would connect the IC to implement the counter of part (a). Draw your circuit in your answer booklet using only the 7493 symbol. You must ensure that all the inputs and outputs of your circuit diagram are labelled clearly or marks be deducted.
 - 1. Connect Q0 to CP1 to form a 4-bit counter.

(5 marks)

- 2. For Mod-9 (1001₂), connect Q3 (MSB) & Q0 (LSB) to MR1 & MR2.
- 3. Apply clock pulses to CPO.



(c) If the signal of frequency at the MSB output of the counter is 900 Hz, what is the frequency of the CLK signal applied to the clock input of this counter?

Frequency at MSB = Clock frequency / Mod

→ Clock frequency = Frequency at MSB x Mod = 900 Hz x 9 = 8100 Hz.

74LS10

Symbol	Parameters	Max	Min
Vcc	Supply voltage (v)	5	
VIH	High level input voltage (v)		2
V _{IL}	Low level input voltage (v)	0.8	
Voh	High level output voltage (v)		2.7
V _{OL}	Low level output voltage (v)	0.4	
Іссн	Power supply current (mA)	0.8	
Iccl	Power supply current (mA)	2.2	
†рцн	Propagation delay (nS)	15	
†рн∟	Propagation delay (nS)	12	

- (a) Perform the following calculations:
 - (i) The average power consumption per gate.

Average power per IC:

(3 marks)

Average $Icc \times Vcc = (I_{CCH} + I_{CCL})/2 \times Vcc = (0.8+2.2)/2 \times 5 = 7.5 \text{ mW}$

Average power per gate: 7.5/3 = 2.5 mW

(ii) The Low-level noise margin VNL,

(2 marks)

 V_{NL} = Difference between V_{OL} and V_{IL} = 0.8 – 0.4 = **0.4V**

- (b) Using one 3-input NAND gate from the 74LS10 IC,
 - (i) Show how it can be connected as an inverter or NOT gate.


(ii) If the signal applied at the input of the inverter in part (b) (i) changes from logic Low to logic High, how long does it take for the output to respond?

Input changes from L to H implies output changes from H to L.

(2 marks)

Hence, the delay is $t_{PHL} = 12 \text{ ns}$.

C1 Figure C1.1 shows a 2-to-1 Multiplexer with 2 data inputs labelled as Io and I1 and a single output Z. It has a select input labelled as S which allows either data inputs to be selected and connected to output Z.



(a) Complete the truth table of the 2-input multiplexer using a truth table format as shown in Table C1

(4 marks)


	Z		Io	[I1	S
When $S = 0$, $Z = I_0$	0		0		0	0
	1	-	1		0	0
	0		0		1	0
	1		1		1	0
When $S = 1$, $Z = I_1$	0		0		0	1
	0	-	_1		0	1
	1		0		1	1
	1		1		1	1

(b) From your completed truth table in part (a), derive the un-simplified Boolean Expression for output Z in a sum-of-products form.

Z = 1 when (S, I_1, I_0) are 001, 011, 110 or 111:


$$Z = \overline{S} \overline{I_1} I_0 + \overline{S} I_1 I_0 + S I_1 \overline{I_0} + S I_1 I_0$$

(c) Using the K-map or Boolean theorems, simplify the Boolean expression obtained in part (b). (4 marks)




(d) Implement the simplified Boolean expression obtained in part (c) using basic gates of AND, OR and NOT.

(3 marks)



(e) Using three 2-input multiplexer units (see figure C1.1) show how they can be connected together to form a 4-input multiplexer. Use the symbol of the 2-input multiplexer in Figure C1.1 to draw your circuit. Label the 4 data inputs required as Do, D1, D2, D3 and the two Select inputs required as S1 and S0 and the single output as Y.

(6 marks)



When
$$(S_1, S_0) = 00$$
: $Z_0 = D_0$, $Z_1 = D_2$, $Y = Z_0 = D_0$

When
$$(S_1, S_0) = 01$$
: $Z_0 = D_1$, $Z_1 = D_3$, $Y = Z_0 = D_1$

When
$$(S_1, S_0) = 10$$
: $Z_0 = D_0$, $Z_1 = D_2$, $Y = Z_2 = D_2$

When
$$(S_1, S_0) = 11$$
: $Z_0 = D_1$, $Z_1 = D_3$, $Y = Z_0 = D_3$