Verilog for Moore type "11" sequence detector (Notes 3-11, 12)

```
Reset
module simple (Clock, Resetn, w, z);
     input Clock, Resetn, w; Current State
                                                                                        w = 1
     output z;
                                                                             A/z = 0
                                                                                                 B/z = 0
                                       Next State
     reg [2: 1] y, Y,
                                                                                        w = 0
     parameter [2:1] A=2'b00, B=2'b01, C=2'b10;
                                                                                                 w = 1
                                                                               w = 0
     // Define the next state combinational circuit
     always @(w,y)
                                                                                       C/z = 1
          case (y)
          A: if (w) Y=B;
               else Y=A:
          B: if (w) Y=C;
               else Y=A;
          C: if (w) Y=C;
               else Y=A:
                                                                 Input
          default: Y = 2bxx:
                                                                                                             Output
                                                                        Combinational
                                                                                                   Combinational
          endcase
                                                                          circuit
                                                                                                     circuit
     // Define the sequential block
                                                         Current State
                                                                          for next
                                                                                                     for
                                                                                 Y2
                                                           (y1, y2)
     always @(negedge Resetn, posedge Clock)
                                                                                                     output
          if (Resetn==0) y<= A;
                                                                          Next State
          else y \le Y;
                                                                                                  Current State
                                                                           (Y1, Y2)
     // Define output
                                                                                                    (y1, y2)
     assign z = (y == C);
endmodule
                                                                Clock
```

Implementation on a CPLD (Notes 3-13)

Black X's and lines - Removed

Y2

z

Blue X's and lines - Intact



Interconnection wires

Resetn

: * * *

PAL-like block

w.~y1.~y2 w.y1 w.y1 w.y1 w.y2

1 1

D1 = w.~y1.~y2

D2 = w.y1 + w.y2

$$z = y_2$$


$$Y_1 = D_1 = w\bar{y}_1\bar{y}_2$$

$$Y_2 = D_2 = wy_1 + wy_2$$

= $w(y_1 + y_2)$

 y_2

State diagram & table of Mealy's FSM (Notes 3-13, 14)



Mealy's State Table:

Present state	Next state		Output z	
	w = 0	w = 1	w = 0	w = 1
A	A	В	0	0
В	A	В	0	1

Mealy's Stateassigned Table:

	Present	Next state		Output	
	state	w = 0	w = 1	w = 0	w = 1
	y(Q)	Y(D)	Y(D)	z	Z
A-	→ 0	A 0	B 1	0	0
В	1	A 0	B 1	0	1

Mealy type FSM:

outputs depend on current state as well as inputs.


Each state has an output value for each input combination.

Usually Mealy FSM has fewer states than Moore FSM for the same logic function.

When implemented with D flip-flop:

z=1 when y=1 and w=1 \rightarrow z = w.y

D=Y=1 when w=1 \rightarrow D=Y=w



J-K Excitation table & implementation of Mealy's FSM (Notes 3-15)




Figure 21 (Notes 3-15) - Timing diagram of "11" sequence detector for Mealy's circuit with input w changes at active clock edges (PGT)

DE2: If hold-time, $t_H = 0$, as for all modern ICs, Q takes the value just before the active clock edge.





Figure 22 - Timing diagram of "11" sequence detector for Mealy's circuit with input w not changing at active clock edges:






Figure 23 (Notes 3-19) - Verilog code for Figure 15

```
module mealy_Fig13 (Clock, Resetn, w, z);
    input Clock, Resetn, w; output reg z;
                       y: Current State, Y: Next State
    reg y, Y;
    parameter A=1'b0, B=1'b1;
    // Define the next state and output combinational circuit:
    always @(w,y)
        case (y)
                                                                 Reset
        A: if (w==1) begin z=0; Y=B; end
                                                                      w = 1/z = 0
                       begin z=0; Y=A; end
             else
                                                                                        w = 1/z = 1
                                                     w = 0/z = 0
        B: if (w==1) begin z=1; Y=B; end
                       begin z=0; Y=A; end
             else
                                                                      w = 0/z = 0
        endcase
    // Define the sequential block:
    always @(negedge Resetn, posedge Clock)
        if (Resetn==0) y<=A;
        else
                          y \leq Y;
endmodule
```