2016/2017 SEMESTER 2 EXAMINATION

Diploma in Electrical & Electronic Engineering DEEE 1st Year FT

Diploma in Computer Engineering DCPE 1st Year FT

Diploma in Aerospace Electronics DASE 1st Year FT

Diploma in Energy Systems Management DESM 1st Year FT

Diploma in Common Engineering DCEP 1st Year FT

DIGITAL ELECTRONICS II

SAS code: EXAM

Time Allowed: 2 hours

Instructions to Candidates

- 1. The attention of candidates is drawn to the Rules of Conduct of Examination found on the back of the Answer Booklet.
- 2. This paper consists of **THREE** sections:
 - Section A 10 Multiple Choice Questions, 2 marks each.
 - Section B 6 Short Questions, 10 marks each.
 - Section C 1 Long Question of 20 marks.
- 3. Answer <u>ALL</u> questions in the accompanying Answer Booklet. Start each question in Sections B and C on a new page.
- 4. This Examination Paper consists of 8 pages
- 5. Your admission number and module class must be entered in the box provided on the cover page of your Answer Booklet.


2016/2017_S2 Page 1 of 8

Multiple choice question answer procedure

Please tick the correct answer in the box provided at the back of the cover page in the answer booklet. No marks will be deducted for incorrect answers.

Section A Multiple Choice Questions (20 Marks)

- **A1.** What is the BCD representation of decimal number 37?
 - (a) 100101₂
- (b) 11111₂
- (c) 00110111₂
- (d) 110111₂
- **A2**. How many Full Adder units are required to build a 16-bit parallel Adder?
 - (a) 8_{10}
- (b) 16_{10}
- (c) 32_{10}
- (d) 64_{10}
- **A3.** A shift register which inputs data, one bit at a time, but transfer out multiple data bits simultaneously is a:
 - (a) parallel-in, serial-out register
- (b) parallel-in, parallel-out register
- (c) serial-in, parallel-out register
- (d) serial-in, serial-out register
- **A4.** To build a Mod-4096₁₀ binary counter, the number of JK flip-flops required is:
 - (a) 9_{10}
- (b) 10_{10}
- (c) 11_{10}
- (d) 12_{10}
- **A5**. What is the binary code generated at the outputs of the 74147 BCD priority encoder shown in figure A5?



(a) $Q_3 Q_2 Q_1 Q_0 = 1001_2$

(b) $Q_3 Q_2 Q_1 Q_0 = 0111_2$

(c) $Q_3 Q_2 Q_1 Q_0 = 1000_2$

(d) $Q_3 Q_2 Q_1 Q_0 = 0110_2$

A6. The mathematical expression use for calculating the average power consumed by a TTL digital IC is:

- (a) $(I_{OL} + I_{OH})/2 * V_{CC}$
- (b) $(I_{OL} + I_{CCL})/2 * V_{CC}$
- (c) $(I_{OH} + I_{CCH})/2 * V_{CC}$
- (d) $(I_{CCH} + I_{CCL})/2 * V_{CC}$

A7. There are _____ outputs in a 1-of-64 decoder.

- (a) 1_{10}
- (b) 4₁₀
- (c) 6_{10}
- (d) 64₁₀

A8. A Multiplexer accepts data from:

- (a) one of many input lines and transfers it to one output line.
- (b) one input line and transfers it to one output line.
- (c) one of many input lines and transfers it to several output lines.
- (d) one input line and transfers it to one of several output lines.

A9. What is the CLK signal frequency applied to the CLK input of the Mod-10 counter in figure A9?



Figure A9

(a) 2000₁₀ Hz

(b) 3000_{10} Hz

(c) 4500_{10} Hz

(d) 6000₁₀ Hz

A10. 'Fan-Out' is defined as the number of logic loads that can be connected to _____ without exceeding the IC manufacturer's specifications.

(a) a single input

- (b) a single output
- (c) all the inputs and outputs
- (d) the Vcc power supply

Section B Short Questions (60 marks)

B1(a) What is the range of decimal numbers that can be represented by a 10-bit (including the sign bit) 2's complement signed numbering system? How many different decimal values are there in this range?

(4 marks)

(b) Use the 8 bits (including the sign bit) 2's complement system to perform the following addition

Add
$$-53_{10}$$
 to $+82_{10}$

(6 marks)

NB: All workings for question B1 must be shown or marks will not be awarded.

- B2 The Full-Adder is a combinational logic circuit that adds 3 bits namely, A, B and Cin, to produce a summation result of 2 bits, appropriately labelled as Cout (carry-out) and Sum.
 - (a) Complete the truth-table of the Full-Adder using a table format as shown in Table B2.


(4 marks)

Inputs			Outputs	
Cin	В	A	Cout	Sum
0	0	0		
:	:	:		
1	1	1		

Table B2

(b) Using one 74151 IC, an 8-input multiplexer (symbol as shown in figure B2), implement the Cout output of the Full Adder. In your implementation, ensure that you label your circuit diagram clearly using the variable names of Cin, B, A and Cout or marks will not be awarded.

(4 marks)



(c) How many 74151 ICs are required to implement the complete Full Adder circuit?

(2 marks)

2016/2017_S2 Page 4 of 8

- **B3** Figure B3 shows the circuit of a BCD encoder.
 - (a) Briefly describe what is an encoder?

(2 marks)

- (b) Determine the outputs logic levels at Q3, Q2, Q1 and Q0 for the following input conditions:
 - (i) Inputs A1 to A9 = logic LOW
 - (ii) Input A7 = logic HIGH. All other inputs = LOW
 - (iii) All Inputs A1 to A9 = logic HIGH
 - (iv) Comment on the code generated in (iii) above and, state whether the encoder is an ordinary or priority encoder. Justify your answer.

(8 marks)




Figure B3

Each of the five statements comprising this question describes MSI devices, namely:

Encoder, Decoder, Multiplexer and De-multiplexer. You are required to state in your answer booklet, the type of MSI device (or MSI devices) being described by each statement. Ensure that your answers are labelled exactly according to each of the statements i.e. [(a), (b)....(e)] or marks will not be awarded.

(10 marks)

- (a) One of its 10 outputs goes low whenever a BCD code is applied to its inputs.
- (b) A combinational logic circuit can be easily implemented using this device.
- (c) Keyboard actuations on a notebook computer are converted to ASCII codes using this device.
- (d) This device can be used to route a signal at its single data input to one of its several data outputs.
- (e) These two MSI devices have more inputs than outputs. What are they?

2016/2017_S2 Page 5 of 8

CLK	Q3 (MSB)	Q2	Q1	Q0 (LSB)
Ψ	0	0	0	0
Ψ	0	0	0	1
Ψ	0	0	1	0
Ψ	0	0	1	1
Ψ	0	1	0	0
Ψ	0	1	0	1
Ψ	0	1	1	0
Ψ	0	1	1	1
Ψ	1	0	0	0
Ψ	0	0	0	0
T	0	0	0	1

B5 A counter has a state transition table as shown in Table B5.1.


Table B5.1

(a) What is the mod-number of this counter?

(3 marks)

(b) Using one 7493 IC, the symbol and internal circuit of which is as given in figure B5.2, show how you would connect the IC to implement the counter of part (a). Draw your circuit in your answer booklet using only the 7493 symbol. You must ensure that all the inputs and outputs of your circuit diagram are labelled clearly or marks be deducted.

(5 marks)







Figure B5.2

(c) If the signal of frequency at the MSB output of the counter is 900 Hz, what is the frequency of the CLK signal applied to the clock input of this counter?

(2 marks)

2016/2017_S2 Page 6 of 8

B6 The characteristics of the **74LS10 IC** is as shown in Table B6.



Symbol	Symbol Parameters		Min
Vcc	Supply voltage (v)	5	
VIH	High level input voltage (v)		2
VIL	Low level input voltage (v)	0.8	
Vон	High level output voltage (v)		2.7
Vol	Low level output voltage (v)	0.4	
I _{CCH}	Power supply current (mA)	0.8	
IccL	Power supply current (mA)	2.2	
tр _{LH}	Propagation delay (nS)	15	
†p _{HL}	Propagation delay (nS)	12	

Table B6

- (a) Perform the following calculations:
 - (i) The average power consumption per gate.

(3 marks)

(ii) The Low-level noise margin V_{NL}.

(2 marks)

- (b) Using one 3-input NAND gate from the 74LS10 IC,
 - (i) Show how it can be connected as an inverter or NOT gate.

(3 marks)


(ii) If the signal applied at the input of the inverter in part (b) (i) changes from logic Low to logic High, how long does it take for the output to respond?

(2 marks)

2016/2017_S2 Page 7 of 8

Section C Long Question (20 marks)

C1 Figure C1.1 shows a 2-to-1 Multiplexer with 2 data inputs labelled as I0 and I1 and a single output Z. It has a select input labelled as S which allows either data inputs to be selected and connected to output Z.



S	Output Z	
0	$Z = I_0$	
1	Z = I1	

(a) Complete the truth table of the 2-input multiplexer using a truth table format as shown in Table C1

(4 marks)

S	I1	Io	Z
0	0	0	?
:	:	:	?
1	1	1	?

Table C1

(b) From your completed truth table in part (a), derive the un-simplified Boolean Expression for output Z in a sum-of-products form.

(3 marks)

- (c) Using the K-map or Boolean theorems, simplify the Boolean expression obtained in part (b). (4 marks)
- (d) Implement the simplified Boolean expression obtained in part (c) using basic gates of AND, OR and NOT.

(3 marks)

(e) Using three 2-input multiplexer units (see figure C1.1) show how they can be connected together to form a 4-input multiplexer. Use the symbol of the 2-input multiplexer in Figure C1.1 to draw your circuit. Label the 4 data inputs required as D0, D1, D2, D3 and the two Select inputs required as S1 and S0 and the single output as Y.

(6 marks)

----- End of Paper -----

2016/2017_S2 Page 8 of 8