



SAMPLE MID-SEMESTER TEST

MODULE: DIGITAL ELECTRONICS 2MOD. CODE: ET1004

No	SOLUTION
A	<p><u>SECTION – A</u> (3 marks each)</p> <p>1) (c) 2) (c) 3) (d) 4) (a) 5) (c)</p> <p>6) (c) 7) (b) 8) (d) 9) (c) 10) (d)</p>
B1	<p><u>SECTION – B</u> (15 marks each)</p> <p>a) Range in decimal for</p> <p>(i) 16 bits system: 0 to $2^{16}-1 = 0$ to 65535_{10}</p> <p>(ii) 6 digit decimal system : 0 to $999,999_{10}$</p> <p>i) Add $+65_{10}$ to $+23_{10}$</p> <p style="text-align: center;">sign 64 32 16 8 4 2 1</p> <p>$+65 = 0 \ 1 \ 0 \ 0 \ 0 \ 0 \ 0 \ 1$</p> <p>(b) $+23 = 0 \ 0 \ 0 \ 1 \ 0 \ 1 \ 1 \ 1$</p> <p>$+88 = 0 \ 1 \ 0 \ 1 \ 1 \ 0 \ 0 \ 0$</p> <p>ii) Subtract $+26_{10}$ from -73_{10} is = Add -26 to -73</p> <p style="text-align: center;">sign 64 32 16 8 4 2 1</p> <p>(c) $+26 = 0 \ 0 \ 0 \ 1 \ 1 \ 0 \ 1 \ 0$</p> <p>$-26 = 1 \ 1 \ 1 \ 0 \ 0 \ 1 \ 1 \ 0$</p> <p>$+73 = 0 \ 1 \ 0 \ 0 \ 1 \ 0 \ 0 \ 1$</p> <p>$-73 = 1 \ 0 \ 1 \ 1 \ 0 \ 1 \ 1 \ 1$</p> <p>$-99 = 1 \ 1 \ 0 \ 0 \ 1 \ 1 \ 1 \ 0 \ 1$</p>

SAMPLE MID-SEMESTER TEST

MODULE: DIGITAL ELECTRONICS 2MOD. CODE: ET1004

No	SOLUTION
B2	<p>A 4-BIT Parallel Adder IC contains four interconnected full adders and is able to add two set of 4 bit numbers applied to the A inputs and the B inputs, simultaneously. It produces a sum result of up to 5 bits at the Cout, S3, S2, S1 S0 outputs.</p> <p>4 Full adder units are required to construct the 7483 4-bit Adder IC. Equivalent functional circuit of 7483:</p> 
(b)	Two 74283 ICs are required.
(c)	

SAMPLE MID-SEMESTER TEST


MODULE: DIGITAL ELECTRONICS 2MOD. CODE: ET1004

B3

(a)

From the given state transition diagram, the modulus of the counter is **Mod-7** as there are 7 unique output states.

(b)



Important for answers


using correct number of flip-flops

use of correct clock input

indicate clearly LSB and MSB outputs

use of external AND gate and connections to the correct counter outputs

OR




(c)

Required Clock frequency = $7 * 10 \text{ kHz} = 70 \text{ kHz}$


SAMPLE MID-SEMESTER TEST

MODULE: DIGITAL ELECTRONICS 2MOD. CODE: ET1004

No	SOLUTION																								
C1 a)	<p>Circuit is an Astable multivibrator.</p> <p>Given $F = \frac{0.8}{R1C1}$,with $R1 = 1600\Omega$ and $C1 = 10\mu F$</p> <p>Frequency $F = (0.8 * 10^5)/1600 = 50 \text{ Hz}$</p>																								
b)	<p>Modulus of counter = 5₁₀ because the feedback to the CLR inputs of the flip-flops = $\overline{A} + \overline{C} = \overline{A.C}$ from DeMorgan's theorems. Hence when the counter outputs are momentarily 101, the flip-flops will be cleared. Therefore maximum count is 100 or 4 decimal.</p>																								
c)	<p>Frequency at output $C = 50/5 = 10 \text{ Hz}$.</p> <p>To determine duty cycle at output C, observe the counter sequence at output C ,i.e :</p> <table><tr><th>C</th><th>B</th><th>A</th></tr><tr><td>0</td><td>0</td><td>0</td></tr><tr><td>0</td><td>0</td><td>1</td></tr><tr><td>0</td><td>1</td><td>0</td></tr><tr><td>0</td><td>1</td><td>1</td></tr><tr><td>1</td><td>0</td><td>0</td></tr><tr><td>0</td><td>0</td><td>0</td></tr><tr><td>0</td><td>0</td><td>1</td></tr></table> <p></p> <p>Therefore duty cycle = $1/5 * 100\%$ = 20 %</p>	C	B	A	0	0	0	0	0	1	0	1	0	0	1	1	1	0	0	0	0	0	0	0	1
C	B	A																							
0	0	0																							
0	0	1																							
0	1	0																							
0	1	1																							
1	0	0																							
0	0	0																							
0	0	1																							

SAMPLE MID-SEMESTER TEST

MODULE: DIGITAL ELECTRONICS 2MOD. CODE: ET1004

No	SOLUTION
C1 (d)	<p>Using the 7493, a mod 5 counter can be constructed as follows:</p>  <p><u>Important for answers</u> using correct number of flip-flops i.e. 3 flip-flops use of correct clock input CP1 indicate clearly LSB and MSB outputs MR1 MR2 feedback connections to the correct counter outputs</p> <p><u>Another possible solution is as shown:</u></p> 