## SINGAPORE POLYTECHNIC

SAS code: TST1

#### 2013/2014/S2 - MST

MODULE: <u>DIGITAL ELECTRONICS</u> 2

MODULE CODE: ET1004

No	SOLUTIO	ON			
	<u>SECTIO</u>	<u>N – A</u> (10 MCQ, 3 1	narks each)		
A			3. (c)	4. (d)	5. (b)
	6. (c)	7. (d)	8. (d)	9. (c)	10. (c)
B1.	$\underline{SECTION-B} \ (10 \ marks \ each)$ $Add \ +51_{10} \ \ to \ \ +30_{10}$				
		sign 64 32 16 8	4 2 1		
	+51 =	0 0 1 1 0	0 1 1	<b>◄</b> true bin	nary value of 51 <sub>10</sub>
	+30 = 81 =	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		true bir	nary value of 30 <sub>10</sub> esult
(b)	Add -45 <sub>10</sub> to +66 <sub>10</sub>				
		sign 64 32 16 8			
	<u>+45</u> =	0 0 1 0 1	1 0 1		ry value of 45 <sub>10</sub>
	-45 =	1 1 0 1 0		_	ement of binary 45 <sub>10</sub>
	<u>+66</u> =	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		<b>◄</b> ····· true binary	
	<b>+</b> 21 = -	1 0 0 0 1 0	1 0 1	<b>◄-····</b> +sum result;	9 bit discarded

SAS code: TST1

MODULE: <u>DIGITAL ELECTRONICS 2</u>


MODULE CODE: ET1004

No	SOLUTION				
B2 (a)	4 full adder units are required to build a 4-bit parallel Adder				
(b)	Important points to note Correct connection of between FA units Indicate LSB and MSB at inputs and outputs Correct labeling at each input and output, where LSB denoted as bit 0.  Given				
	(i) A3 A2 A1 A0 = 0 1 0 1 B3 B2 B1 B0 = 1 0 1 0 $ \frac{\text{Cin} = 0}{0 \text{ 1 1 1 1}} $ Cout S3 S2 S1 S0  (ii) A3 A2 A1 A0 = 0 1 0 1 B3 B2 B1 B0 = 1 0 1 0 $ \frac{\text{Cin} = 1}{10000} $ Cout S3 S2 S1 S0  Cout S3 S2 S1 S0				
(c)	Number of 74283 ICs required for:  (i) 12-bit Parallel Adder = 12/4 = 3 ICs  (ii) 32-bit Parallel Adder = 32/4 = 8 ICs				

SAS code: TST1

MODULE: <u>DIGITAL ELECTRONICS 2</u>

MODULE CODE: ET1004



SAS code: TST1

MODULE: <u>DIGITAL ELECTRONICS</u> 2

MODULE CODE: ET1004

	SOLUTION
C1 (a)	Section C (25 marks)  Counter with lowest Mod-number is the Mod-6 counter
(b)	Given frequency at Y = 600 Hz frequencies at the outputs $Z = 600/15 = 40 \text{ Hz}$ $X = 600 \text{ X } 10 = 6000 \text{ Hz or } 6 \text{ kHz}$ $W = 6000 \text{ X } 6 = 36 \text{ kHz}$
(c)	CLK ————————————————————————————————————
	NB: Important to note  Use of 3 flip-flops & connection between flip-flops if Q0 is used instead.  Indicate correct MSB & LSB outputs.  Correct CLK input used.  Correct feedback from outputs to MR1 and MR2.

SAS code: TST1

MODULE: <u>DIGITAL ELECTRONICS 2</u>

MODULE CODE: ET1004

COURSE/YEAR: DASE/DEEE/DCPE/DCEG/DCEP/1FT

# SOLUTION No (d) Divide by 15 or Mod-15 counter MSB LSB, Q1 7493 symbol CLK ---MR1 MR2 **Important points** Q0 to CP1 connection. CLK to CP0. MSB and LSB indication. Feedback from outputs & AND-4 to MR1/MR2. Overall modulus = $6 \times 10 \times 15 = 900$ (e) If current output values is 1000 1001 1012 and 2 clock cycles is applied at W m the new output values will be 1001 0000 000 1001 0000 001<sub>2</sub> after 1 clock after 2 clock