TUTORIAL 2 (Chapter 2)

SECTION A

MUI	TIPL	E CHOICE QUESTIONS		
A1.	Which of the following statement(s) is(are) legal?			
	(I)	wire aBc1;		
	(II)	wire abc1;		
	(III)	wire labc;		
	(a)	I only.		
	(b)			
	(c)	I and II only.		
	(d)	I, II and III.		
	,		Ans()
A2.	If x=4'b1100 then x<<2 is			
	(a)	4'b0000		
	(b)			
	(c)	4'b0110		
	(d)	4'b1000		
	()		Ans()
A3.	-10 % 3 evaluates to			
	(a)	-1		
		0		
	(c)	1		
	(d)	3		
	` /		Ans()
			`	,

SECTION B

- B1. (a) Draw the block diagram for the module B1 in Figure 1.
 - (b) Derive the truth table for B1 and hence states the function of this design?

```
\label{eq:module} \begin{split} & \textbf{module} \; B1 \; (a,b,c,d,S,f); \\ & \textbf{input} \; a,b,c,d; \\ & \textbf{input} \; [1:0] \; S; \\ & \textbf{output} \; f; \\ & \textbf{assign} \; f = S[1] \; ? \; (S[0] \; ? \; d : c) : (S[0] \; ? \; b : a); \\ & \textbf{endmodule} \end{split}
```

Figure 1

B2. Write a Verilog code for the 4-bit adder in Figure 2 using only one continuous assignment statement.




Figure 2