# 2011/2012 S2

#### SINGAPORE POLYTECHNIC

ET1004

### Multiple choice question answer procedure

Please tick the correct answer in the box provided at the back of the cover page in the answer booklet. No marks will be deducted for incorrect answers.

Section A Multiple Choice Questions (20 Marks)

8-bit gives 2<sup>8</sup>= 256 numbers; half being +ve and half being -ve.

- 1. What is the range of decimal values that can be represented by an 8-bit (including sign bit) 2's complement signed numbering system?
  - (a)  $+7_{10}$  to  $-8_{10}$

(b)  $+31_{10}$  to  $-32_{10}$ 

(c) +63<sub>10</sub> to -64<sub>10</sub>

(d) +127<sub>10</sub> to -128<sub>10</sub>

Ans: (d)

- 2. How many D flip-flops are required to store a 2-digit decimal number expressed in the BCD format? BCD (Binary Decimal Digit) - using 4-bit to represent each decimal digit.
  - (a) 4<sub>10</sub>

(b)  $8_{10}$ 

(c) 16<sub>10</sub>

(d) 32<sub>10</sub>

Ans: (b)

- 0000 0000= 0 0000 0001= +1 etc. etc. 0111 1111= +127 1000 0000= -128 etc. etc. 1111 1111= -1
- In the 8-bit (including the sign bit) two's complement signed numbering system, what does the number 111111112 equates to?
  - $-128_{10}$ (b)

(c) +127<sub>10</sub>

(d) Zero

Ans: (a)

(a) -1<sub>10</sub>


- A 160<sub>10</sub> kHz square wave clocks a naturally resetting (i.e. mod 2<sup>N</sup>) 4-bit ripple 4. counter. What is the frequency of the signal at its MSB output? MSB freq. = Clock freq. / MOD
  - (a) 80<sub>10</sub> kHz


(c) 10<sub>10</sub> kHz

(d)  $2_{10}$  kHz where MOD = 2 = 16

Ans: (c)

- 5. A shift register which has only one data input and multiple data outputs is a:
  - (a) parallel-in, serial-out register
- (b) serial-in, parallel-out register
- (c) parallel-in, parallel-out register
- serial-in, serial-out register





- 6. How many Select inputs are required for a Multiplexer with 16 data inputs and 1 data output?
  - (a) 1<sub>10</sub>
- (b) 4<sub>10</sub>
- (c) 16<sub>10</sub>
- (d) 64<sub>10</sub>

ET1004

Ans: (b)

- 7. In the addition of 2 signed numbers using the 8-bit (including the sign bit) two's complement signed numbering system, a 9<sup>th</sup> bit is produced in the sum result. How should the 9th bit be interpreted?
  - (a) If the 9<sup>th</sup> bit is a 1 while the sign bit is a 0, it indicates an overflow.
  - (b) If the 9<sup>th</sup> bit is a 1 and the sign bit is a 1, it indicates positive result.
  - (c) The 9th bit should be discarded.
  - (d) It is impossible for the 9<sup>th</sup> bit to be generated.

Ans: (c)

- 8. How many JK flip-flops are required to construct a Mod-8<sub>10</sub> binary counter?
  - (a) 16<sub>10</sub> JK flip-flops

(b) 8<sub>10</sub> JK flip-flops

(c) 3<sub>10</sub> JK flip-flops

(d) 2<sub>10</sub> JK flip-flops

Ans: (c)

(N-bit gives  $MOD = 2^{N}$ )

- 9. A 1-of-8 decoder can also be described as a:
  - (a) 3<sub>10</sub> to 8<sub>10</sub> decoder
  - (b) 4<sub>10</sub> to 16<sub>10</sub> decoder
  - (c) 9<sub>10</sub> outputs decoder
  - (d) BCD decoder.

Ans: (a)

- 10. Which one of the following equations is the correct mathematical expression for calculating the average power consumed by a TTL digital IC?
  - (a)  $(I_{OII} + I_{III})/2 * V_{OII}$
  - (b)  $(I_{OL} + I_{IL})/2 * V_{OL}$
  - (c)  $(I_{OH} + I_{O1})/2 * V_{CC}$
  - (d)  $(I_{CCH} + I_{CCL})/2 * V_{CC}$

Ans: (d)

(Avg. Power = Vcc x Avg. Icc)

/2011/2012 S2 Exam

Page 3 of 8

ET1004

# Scction B Short Questions (60 marks)

**B1.** Perform the following operation using the 2's complement signed numbering system. You are to assume that each number is to be represented by 8 bits, including the sign bit

(a) Add 
$$+30_{10}$$
 to  $+53_{10}$   $+30 = 0001 \ 1110$   
 $+53 = 0011 \ 0101$   
 $+83 = 0101 \ 0011$  (5 marks)

(b) Subtract +31<sub>10</sub> from +88<sub>10</sub>

NB: All workings in question B1 must be shown or marks will not be awarded.

B2. Each of the five statements comprising this question describes MSI devices, namely: Encoder, Decoder, Multiplexer and De-multiplexer. You are required to state in your answer booklet, the type of MSI device (or devices) being described by each statement. Ensure that your answers are labelled exactly according to each of the statements, i.e. [(a), (b)....(e)] or marks will not be awarded.


(10 marks)

- (a) This MSI device can be used to implement combinational logic functions.
   Multiplexer
- (b) Only one of its 8<sub>10</sub> outputs can be active (E.g. goes Low) at a time. Decoder
- (c) When multiple inputs are active simultaneously, the 'highest-number' input active, determines the BCD code generated. Priority Encoder
- (d) This device can be used to route a signal at its single data input to one of several data outputs.

De-multiplexer

(e) These MSI devices have SELECT inputs.


Decoder, Multiplexer & De-multiplexer



#### SINGAPORE POLYTECHNIC

ET1004

**B3** The 74LS93, with symbol and internal circuit as shown in figure B3, is described as a 4-bit asynchronous counter IC.




Using one 74LS93 counter IC (symbol), show how you would connect it as a mod-12<sub>10</sub> binary counter. You must ensure that all your connections are properly (7 marks) labelled or marks will be deducted.


Reset flip-flops when count = 12 = 1100 in binary (i.e. when Q3, Q2 = 1,1)

(b) If the clock frequency to the mod-12 to counter is 24 to kHz, determine the frequency of the signal at its MSB output.

B4(a) The 74138 is a 1-of-8 decoder device and has a symbol as shown in figure B4.1. If output Q5 of the 74138 decoder is to be selected, what logic levels are required at both the Enable and Select inputs?




(b) For the 74147 decimal-to-BCD priority encoder circuit shown in figure B4.2, what is the code (in binary) generated at the outputs Y3 Y2 Y1 Y0?



(c) If the true value of the BCD code is to be generated, what devices must be connected to the outputs of the 74147 priority encoder? (3 marks)


Connect NOT gates at the outputs to cancel off the above inversion.

/2011/2012 S2 Exam Page 5 of 8 B5 A Full Adder (Figure B5.1) is a combinational circuit that adds 3 bits, Augend A, Addend B and carry-input Cin to produce a 2 bit output appropriately labelled as Cout (carry-out) and Sum.



(a) Complete in your Answer Booklet, the truth table of the Full Adder using a table format as shown in Table B 5.1


format as shown in Table B5.1 (4 marks) A B Cin Cout Sum Sum В Cin Cout Rules for this truth-table: 000 0 0 0 0 0 0 + 0 + 0 = 0 = 00 (bin.) 001 0 0+0+1=1=01: : 0 010 0+1+1=2=101 1 1 011 1 0 1+1+1=3=11100 0 Table B5.1 Outputs Inputs 101 0 110 0 111 Given the logic symbol of 74151, an 8-to-1 multiplexer IC as shown in figure B5.2, show how you should connect the device to implement the Cout output only. Your circuit must be clearly labelled or marks will be deducted. (Hint: assume variable Cin to be the LSB and assign it to So.) (6 marks)



/2011/2012 S2 Exam

Page 6 of 8

B6 Table B6 lists the typical values of the AC and DC parameters (characteristics) for 2 different logic families of the 7404 Inverter IC.



7404

				Parameter	Unit	Device A	Device B			
				Vec	V	5	5			
				V <sub>III (min)</sub>	V	2	2			
				V <sub>IL (max)</sub>	V	0.8	0.7			
		_		V <sub>OII (min)</sub>	V	2.4	2.7			
		1		V <sub>OL (max)</sub>	V	0.4	0.5			
		1_		IccII	mA	12	2.4			
			7	Icc <sub>L</sub>	mA	24	6.6			
Ĭ		1	$\mathcal{L}$	tp <sub>LH</sub>	nS	13	9			
		1	Π	tpHL.	nS	15	8			
					<u>T</u>	able B6				
		(a)		ch device has th	d what is the					
	valu			e of this voltage	? Device	(2 marks)				
	(b) Which device can operate at a higher signal frequency? Justify your answer by									
			-	ing the correct paice B - it has to		agation delays		(2 marks)		
Device B - it has lower propagation delays.  (2 marks)  (c) Calculate the High level Noise margin Vnn for both devices. Which device has										
		(0)	the b	petter noise marg	gin at logic	High?				
				vice A. 2.4 - 2 – vice B has a hi				(3 marks)		
	$\rightarrow$	(d)	Calc	culate the average evice A:	e power co	onsumption per	gate for device.	A, only. (3 marks)		
				ge lcc = (12 + 2	24) / 2 = 18	8 mA.		, ,		
			•				A = 90 mW - pe	r device (with 6 NOT gates).		
		A	Avera	ge Power per g	ate: 90 m	W/6= <b>15 mW</b>	<i>!</i>			
	/2011/	2012	00 E					T. 5 CO		

/2011/2012 S2 Exam

Page 7 of 8


## SINGAPORE POLYTECHNIC

## ET1004

# Section C Long Question (20 marks)

A BCD (mod-10) counter (i.e. a counter that counts from 0 to 9 decimal) is connected to a decoder as shown in figure C1. The decoder has an output Z, which responds in the following manner:

Z = H whenever the BCD counter output is equal to and greater than  $8_{10}$ . (It can output 0 to 9 only)



Your task in this question is to design the decoder circuit using two different methods.

(a) Determine the truth-table for this decoder, showing all the possible input combinations and expected responses at the output Z. Use the table format as shown in table C1, where two expected output values are also given as examples. You are reminded that A is the LSB and D is the MSB and all don't care conditions should be indicated as 'X's.

(8 marks)

(MSB)	Inp	outs	(LSB)	Output
D	C	В	A	Z
0	0	0	0	0
:	:	:	:	
:	:	:	:	
1	1	1	1	X


Table C1

(b) Using one 74151, an 8 to 1 multiplexer IC, show how you would implement the decoder logic circuit for output Z using the truth-table derived in part (a). The 74151 symbol given in figure B5.2 of question B5 is to be used. Your completed circuit must be clearly labelled or marks will not be awarded.

(7 marks)

(c) Using one 74138 decoder IC (see figure B4.1 on page 5) and a NOT gate to invert the output, implement the decoder circuit for output Z. Ensure that your circuit is appropriately labelled or marks will not be awarded.

(5 marks)



/2011/2012 S2 Exam Page 8 of 8

