




No	SOLUTION																																																			
A	<u>SECTION – A</u> (10 MCQ, 3 marks each)																																																			
	1. (a) 2. (b) 3. (c) 4. (d) 5. (b) 6. (c) 7. (d) 8. (d) 9. (c) 10. (c)																																																			
B1.	<u>SECTION – B</u> (10 marks each)																																																			
(a)	<p>Add $+51_{10}$ to $+30_{10}$</p> <table><tr><td></td><td>sign</td><td>64</td><td>32</td><td>16</td><td>8</td><td>4</td><td>2</td><td>1</td><td></td></tr><tr><td>$+51 =$</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>←..... true binary value of 51_{10}</td></tr><tr><td>$+30 =$</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>←----- true binary value of 30_{10}</td></tr><tr><td>$81 =$</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>←..... +Sum result</td></tr></table>		sign	64	32	16	8	4	2	1		$+51 =$	0	0	1	1	0	0	1	1	←..... true binary value of 51_{10}	$+30 =$	0	0	0	1	1	1	1	0	←----- true binary value of 30_{10}	$81 =$	0	1	0	1	0	0	0	1	←..... +Sum result											
	sign	64	32	16	8	4	2	1																																												
$+51 =$	0	0	1	1	0	0	1	1	←..... true binary value of 51_{10}																																											
$+30 =$	0	0	0	1	1	1	1	0	←----- true binary value of 30_{10}																																											
$81 =$	0	1	0	1	0	0	0	1	←..... +Sum result																																											
(b)	<p>Add -45_{10} to $+66_{10}$</p> <table><tr><td></td><td>sign</td><td>64</td><td>32</td><td>16</td><td>8</td><td>4</td><td>2</td><td>1</td><td></td></tr><tr><td>$+45 =$</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>←----- true binary value of 45_{10}</td></tr><tr><td>$-45 =$</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>←----- 2's complement of binary 45_{10}</td></tr><tr><td>$+66 =$</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>←..... true binary value of 66_{10}</td></tr><tr><td>$+21 =$</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>←----- +sum result; 9th bit discarded</td></tr></table>		sign	64	32	16	8	4	2	1		$+45 =$	0	0	1	0	1	1	0	1	←----- true binary value of 45_{10}	$-45 =$	1	1	0	1	0	0	1	1	←----- 2's complement of binary 45_{10}	$+66 =$	0	1	0	0	0	0	1	0	←..... true binary value of 66_{10}	$+21 =$	1	0	0	0	1	0	1	0	1	←----- +sum result; 9 th bit discarded
	sign	64	32	16	8	4	2	1																																												
$+45 =$	0	0	1	0	1	1	0	1	←----- true binary value of 45_{10}																																											
$-45 =$	1	1	0	1	0	0	1	1	←----- 2's complement of binary 45_{10}																																											
$+66 =$	0	1	0	0	0	0	1	0	←..... true binary value of 66_{10}																																											
$+21 =$	1	0	0	0	1	0	1	0	1	←----- +sum result; 9 th bit discarded																																										

No	SOLUTION
B2 (a)	<p>4 full adder units are required to build a 4-bit parallel Adder</p> <p><u>Important points to note</u> Correct connection of between FA units Indicate LSB and MSB at inputs and outputs Correct labeling at each input and output, where LSB denoted as bit 0.</p>
(b)	<p>Given</p> <div style="display: flex; justify-content: space-around;"> <div style="text-align: center;"> <p>(i)</p> $\begin{array}{r} A_3 A_2 A_1 A_0 = 0\ 1\ 0\ 1 \\ B_3 B_2 B_1 B_0 = 1\ 0\ 1\ 0 \\ \hline Cin = 0 \\ \hline 0\ 1\ 1\ 1\ 1 \\ \hline \nearrow \nearrow \nearrow \nearrow \nwarrow \\ Cout\ S_3\ S_2\ S_1\ S_0 \end{array}$ </div> <div style="text-align: center;"> <p>(ii)</p> $\begin{array}{r} A_3 A_2 A_1 A_0 = 0\ 1\ 0\ 1 \\ B_3 B_2 B_1 B_0 = 1\ 0\ 1\ 0 \\ \hline Cin = 1 \\ \hline 1\ 0\ 0\ 0\ 0 \\ \hline \nearrow \nearrow \nearrow \nearrow \nwarrow \\ Cout\ S_3\ S_2\ S_1\ S_0 \end{array}$ </div> </div>
(c)	<p>Number of 74283 ICs required for:</p> <div style="display: flex; flex-direction: column; gap: 10px;"> <p>(i) 12-bit Parallel Adder = $12/4 = 3$ ICs</p> <p>(ii) 32-bit Parallel Adder = $32/4 = 8$ ICs</p> </div>

No	SOLUTION
B3	<p>(a)</p>  <p>Marks distribution Correct Connections between the three flip-flops → 3 marks Logic H to the J and K inputs of each JK flip-flop → 3 marks</p> <p>(b)</p>  <p>(c)</p> <p>Given the clock frequency is 2000 Hz Frequency at Q0 (LSB) = $2000/2 = 1000$ Hz Frequency at Q2 (MSB) = $2000/8 = 250$ Hz</p>

	SOLUTION
C1	<p><u>Section C (25 marks)</u></p> <p>(a) Counter with lowest Mod-number is the Mod-6 counter</p> <p>(b) Given frequency at Y = 600 Hz frequencies at the outputs</p> $Z = 600/15 = 40 \text{ Hz}$ $X = 600 \times 10 = 6000 \text{ Hz or } 6 \text{ kHz}$ $W = 6000 \times 6 = 36 \text{ kHz}$ <p>(c)</p> <p>NB: <u>Important to note</u></p> <p>Use of 3 flip-flops & connection between flip-flops if Q0 is used instead.</p> <p>Indicate correct MSB & LSB outputs.</p> <p>Correct CLK input used.</p> <p>Correct feedback from outputs to MR1 and MR2.</p>

No	SOLUTION								
(d)	<div>Divide by 15 or Mod-15 counter</div> <div></div> <div><u>Important points</u> Q0 to CP1 connection. CLK to CP0. MSB and LSB indication. Feedback from outputs & AND-4 to MR1/MR2.</div>								
(e)	<div>Overall modulus = $6 \times 10 \times 15 = 900$</div> <div>If current output values is 1000 1001 101₂ and 2 clock cycles is applied at W m the new output values will be</div> <div><table><tr><td>1001</td><td>0000</td><td>000</td><td>after 1 clock</td></tr><tr><td>1001</td><td>0000</td><td>001₂</td><td>after 2 clock</td></tr></table></div>	1001	0000	000	after 1 clock	1001	0000	001 ₂	after 2 clock
1001	0000	000	after 1 clock						
1001	0000	001 ₂	after 2 clock						