


LAB1 Part 77 Extra Practice: Design a 74LS147 Decimal-to-BCD Priority Encoder



The 4-bit BCD output will indicate which of the 9 inputs is ON. If 2 or more inputs are ON, it will indicate the highest of them. Both the inputs and outputs are inverted.





**First attempt** - ignore inverted inputs and inverted outputs, apply 2<sup>9</sup> input combinations to test:



Delay 10 time units

## Simulation results:





**Second attempt** – still ignore inverted inputs and inverted outputs, but apply only 10 input combinations with don't-cares 'x' to test:

```
timescale lns / lps
module Priority Encoder tb();
    reg [9:1] sw;
    wire [3:0] led;
    Priority Encoder dut(.led(led),.sw(sw));
    initial
    begin
       for (integer i=0; i < 2**9; i=i+1)
           #10 sw = i;
       #10 sw = 9'blxx xxx xxx;
       #10 sw = 9'b01x xxx xxx;
       #10 sw = 9'b001 xxx xxx;
       #10 sw = 9'b000 lxx xxx;
       #10 sw = 9'b000 01x xxx;
       #10 sw = 9'b000 001 xxx;
       #10 sw = 9'b000 000 lxx;
       #10 sw = 9'b000 000 01x;
       #10 sw = 9'b000_000_001;
       #10 sw = 9'b000 000 000;
    end
endmodule
```



**Third attempt** – invert the inputs and outputs and apply only 10 inverted input combinations with don't-cares 'x' to test:

```
timescale 1ns / 1ps/
module Priority Encoder(
    input wire [9:1] sw, //Active-low
    output reg [3:0] led //Active-low
   );
    always @(sw)
   begin
        casex(~sw) //Bits inverted
            9'b1xx xxx xxx: led=~9;
            9'b01x xxx xxx: led=~8;
            9'b001 xxx xxx: led=~7;
            9'b000 1xx xxx: led=~6;
            9'b000 01x xxx: led=~5;
            9'b000 001 xxx: led=~4;
            9'b000 000 1xx: led=~3;
            9'b000 000 01x: led=~2;
            9'b000 000 001: led=~1;
            default: led=~0;
        endcase
    end
endmodule
```

```
timescale 1ns / 1ps
module Priority Encoder tb();
    req [9:1] sw;
    wire [3:0] led;
    Priority Encoder dut(.led(led),.sw(sw));
    initial
                       Inverted test patterns
    begin
            sw = 9'b0xxxxxxxx
        #10 \text{ sw} = 9'b10xxxxxxx;
        #10 sw = 9'b110xxxxxx;
        #10 \text{ sw} = 9'b1110xxxxx;
        #10 \text{ sw} = 9'b111110xxxx;
        #10 \text{ sw} = 9'b1111110xxx;
        #10 \text{ sw} = 9'b11111110xx;
        #10 \text{ sw} = 9'b111111110x;
        #10 sw = 9'b1111111110;
        #10 sw = 9'b111111111;
    end
endmodule
```

## Simulation results:

