


# ET0901 Digital System Design

1. Programmable Logic Devices (PLDs)
2. Verilog – a hardware description language (HDL)
3. Designing Sequential Logic System (e.g. vending machine)

PLDs:

1. Simple PLDs (SPLDs)
  - a. PROM (Programmable Read-Only Memory)
  - b. **PAL** (Programmable Array of Logic)
  - c. **PLA** (Programmable Logic Array)
  - d. GAL (General Array Logic)
2. Complex PLDs (CPLDs)
3. Field Programmable Gate Array (**FPGAs**)

AND-OR array which  
connections are configurable  
(programmable)



## Re-cap: (DE1)

### Sum-of-Products Form (SOP)

Example:

$$A \cdot B + \bar{A} \cdot B \cdot \bar{C} + \bar{C} \cdot \bar{D} + D$$

Product of input variables (e.g. A, B, C, D) and/or their inversions.

Each product term should not have a sum within it; the following boolean expression is **not in SOP form**, for example:

$$A \cdot B + \bar{A} \cdot B \cdot \bar{C} + \bar{C} \cdot \bar{D} + D \cdot (A+B)$$

To change it to SOP form:


$$A \cdot B + \bar{A} \cdot B \cdot \bar{C} + \bar{C} \cdot \bar{D} + A \cdot D + B \cdot D$$

SOP expression leads to a 2-layer AND-OR circuit:




(Connect as required  
by the circuit)

It can be converted to a 2-layer NAND gate circuit:




## PLD notation

*Not Required*



*Not Required*

## PAL Example




*Not Required*

$$S = \bar{A}\bar{B}\bar{C}\bar{D} + A\bar{B}\bar{C}D + \bar{A}\bar{B}CD$$


$$F = \bar{A}\bar{B}$$

$$T = \bar{A}$$



## PLA Example

*Not Required*




*Not Required*

$$S = \overset{(P1)}{\bar{A}\bar{B}\bar{C}\bar{D}} + \overset{(P2)}{A\bar{B}\bar{C}D} + \overset{(P3)}{\bar{A}\bar{B}CD}$$


$$F = \bar{A}\bar{B} \quad (P4)$$

$$T = \bar{A} \quad (P5)$$






## FPGA structure (Fig. 1, p. 1-2)





## Logic Block in FPGA (Fig. 2, p. 1-2)




**Example:** Implementing a 3- variable truth-table with a 3-variable Look-Up Table (LUT3).


(A 8:1 MUX can be formed from seven 2:1 MUXs.)

Truth table


S	A	B	Z
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	1




Implement a logic function in **LUT** (Fig. 1.13, Ch.1 p. 10)



# Input / Output Block in FPGA (Fig. 1.14, Ch.1 p. 11)



Re-cap on  
Tristate buffer:



0: select unlatched signal  
1: select latched signal

Configured as:  
Output when E=1  
Input when E=0.