

SINGAPORE POLYTECHNIC
2017/2018 S2 MID-SEMESTER TEST

SAS code:**MST**MODULE: DIGITAL ELECTRONICSMOD. CODE: ET1004COURSE/YEAR: DASE/DCEP/DESM/DCPE/ DEEE 1FT

No	SOLUTION																																																							
	<p><u>SECTION – A</u></p> <p>A1 (b)</p> <p>A2 (c)</p> <p>A3 (d)</p> <p>A4 (d)</p> <p>A5 (b)</p> <p>A6 (a)</p> <p>A7 (c)</p> <p>A8 (b)</p> <p>A9 (a)</p> <p>A10 (c)</p> <table><tr><td></td><td>A</td><td>B</td><td>C</td><td>D</td></tr><tr><td>A1</td><td></td><td>✓</td><td></td><td></td></tr><tr><td>A2</td><td></td><td></td><td>✓</td><td></td></tr><tr><td>A3</td><td></td><td></td><td></td><td>✓</td></tr><tr><td>A4</td><td></td><td></td><td></td><td>✓</td></tr><tr><td>A5</td><td></td><td>✓</td><td></td><td></td></tr><tr><td>A6</td><td>✓</td><td></td><td></td><td></td></tr><tr><td>A7</td><td></td><td></td><td>✓</td><td></td></tr><tr><td>A8</td><td></td><td>✓</td><td></td><td></td></tr><tr><td>A9</td><td>✓</td><td></td><td></td><td></td></tr><tr><td>10</td><td></td><td></td><td>✓</td><td></td></tr></table>		A	B	C	D	A1		✓			A2			✓		A3				✓	A4				✓	A5		✓			A6	✓				A7			✓		A8		✓			A9	✓				10			✓	
	A	B	C	D																																																				
A1		✓																																																						
A2			✓																																																					
A3				✓																																																				
A4				✓																																																				
A5		✓																																																						
A6	✓																																																							
A7			✓																																																					
A8		✓																																																						
A9	✓																																																							
10			✓																																																					

SINGAPORE POLYTECHNIC
2017/2018 S2 MID-SEMESTER TEST

SAS code:
MST

MODULE: DIGITAL ELECTRONICS

MOD. CODE: ET1004

COURSE/YEAR: DASE/DCEP/DESM/DCPE/ DEEE 1FT

	SOLUTION
	<p><u>SECTION – B</u></p> <p>B1</p> <p>a)</p> <p>Add $+54_{10}$ to $+61_{10}$</p> <p style="text-align: center;">sign 64 32 16 8 4 2 1</p> <p>$+54 = \quad 0 \quad 0 \quad 1 \quad 1 \quad 0 \quad 1 \quad 1 \quad 0$</p> <p>$+61 = \quad 0 \quad 0 \quad 1 \quad 1 \quad 1 \quad 1 \quad 0 \quad 1$</p> <p>$+115 = \quad 0 \quad 1 \quad 1 \quad 1 \quad 0 \quad 0 \quad 1 \quad 1 \quad \leftarrow \text{+ve sum result}$</p> <p>Subtract $+36_{10}$ from $+53_{10} = \text{Add } -36 \text{ to } +53$</p> <p style="text-align: center;">sign 64 32 16 8 4 2 1</p> <p>$+36 = \quad 0 \quad 0 \quad 1 \quad 0 \quad 0 \quad 1 \quad 0 \quad 0 \quad \leftarrow \text{start with +ve equivalent}$</p> <p>$-36 = \quad 1 \quad 1 \quad 0 \quad 1 \quad 1 \quad 1 \quad 0 \quad 0 \quad \leftarrow \text{2's complement of +36}$</p> <p>$+53 = \quad 0 \quad 0 \quad 1 \quad 1 \quad 0 \quad 1 \quad 0 \quad 1$</p> <p>$+17 = \quad 1 \quad 0 \quad 0 \quad 0 \quad 1 \quad 0 \quad 0 \quad 0 \quad 1 \quad \leftarrow \text{discard 9th bit for 8 bit system}$</p> <p>b)</p> <p>ADD $+137_{10}$ to $+25_{10}$ in BCD format</p> <p>$+ 137 = 0 \quad 0 \quad 0 \quad 1 \quad 0 \quad 0 \quad 1 \quad 1 \quad 0 \quad 1 \quad 1 \quad 1 \quad \leftarrow \text{BCD for 137}$</p> <p>$+ \quad 25 = \quad \quad \quad 0 \quad 0 \quad 1 \quad 0 \quad 0 \quad 1 \quad 0 \quad 1 \quad \leftarrow \text{BCD for 25}$</p> <p>$\quad = 0 \quad 0 \quad 0 \quad 1 \quad 0 \quad 1 \quad 0 \quad 1^1 \quad 1 \quad 1 \quad 0 \quad 0$</p> <p>$\quad \quad \quad \quad \quad \quad \quad \quad \quad + 1 \quad 1 \quad 0 \quad \leftarrow \text{Adjust by adding 6}$</p> <p>$+ 162 = \quad 0 \quad 0 \quad 0 \quad 1 \quad 0 \quad 1 \quad 1 \quad 0 \quad 0 \quad 0 \quad 1 \quad 0$</p>

SINGAPORE POLYTECHNIC
2017/2018 S2 MID-SEMESTER TEST


SAS code:

MST

MODULE: DIGITAL ELECTRONICS


MOD. CODE: ET1004

COURSE/YEAR: DASE/DCEP/DESM/DCPE/ DEEE 1FT

No	SOLUTION																																													
B2 (a)	<table><tr><th>A</th><th>B</th><th>Cin</th><th>Cout</th><th>Sum</th></tr><tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td></tr><tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></tr><tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td></tr><tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr><tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td></tr><tr><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr><tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr></table>	A	B	Cin	Cout	Sum	0	0	0	0	0	0	0	1	0	1	0	1	0	0	1	0	1	1	1	0	1	0	0	0	1	1	0	1	1	0	1	1	0	1	0	1	1	1	1	1
A	B	Cin	Cout	Sum																																										
0	0	0	0	0																																										
0	0	1	0	1																																										
0	1	0	0	1																																										
0	1	1	1	0																																										
1	0	0	0	1																																										
1	0	1	1	0																																										
1	1	0	1	0																																										
1	1	1	1	1																																										
(b)	$\text{Sum} = \overline{A} \overline{B} C_{in} + \overline{A} B \overline{C}_{in} + A \overline{B} \overline{C}_{in} + A B C_{in}$ $\text{Cout} = \overline{A} B C_{in} + A \overline{B} C_{in} + A B \overline{C}_{in} + A B C_{in}$																																													
(c)	$\begin{aligned} \text{Sum} &= \overline{A} \overline{B} C_{in} + \overline{A} B \overline{C}_{in} + A \overline{B} \overline{C}_{in} + A B C_{in} \\ &= \overline{A} (\overline{B} C_{in} + B \overline{C}_{in}) + A (\overline{B} \overline{C}_{in} + B C_{in}) \\ &= \overline{A} (B \oplus C_{in}) + A \overline{(B \oplus C_{in})} \\ &= A \oplus (B \oplus C_{in}) \\ &= A \oplus B \oplus C_{in} \end{aligned}$ <div></div>																																													

SINGAPORE POLYTECHNIC
2017/2018 S2 MID-SEMESTER TEST

SAS code:**MST**MODULE: DIGITAL ELECTRONICSMOD. CODE: ET1004COURSE/YEAR: DASE/DCEP/DESM/DCPE/ DEEE 1FT

No	SOLUTION
B3	
(a)	<p>(i) Period = $20 + 60 = 80\mu\text{s}$</p> <p>(ii) Frequency = $1/80\mu\text{s} = 12500 \text{ Hz}$ or 12.5 kHz</p> <p>(iii) Duty cycle = $20/80 * 100\% = 25\%$</p>
(b)	<p>Mod-Number of counter = 5.</p> <p>Given that the Clock frequency applied is 1000Hz, Signal Freq at MSB output = $1000/5 = 200 \text{ Hz}$</p> <p>To determine duty cycle of mod-5, examine the bit sequence at the MSB output for 1 cycle of counter, which is:</p> <p>0 0 0 0 1 </p> <p>Hence duty cycle at MSB = $1/5 * 100 = 20\%$</p>
(c)	<p>Given initial state = 010_2 and 62_{10} clock cycles are continuously applied, 62 Clk cycles is = 12 complete cycles ($12 * 5 = 60$) plus remainder of 2 Clock cycles</p> <p>Thus final output state = $010 + 10 = 100_2$</p>

SINGAPORE POLYTECHNIC

2017/2018 S2 MID-SEMESTER TEST

SAS code:

MST

MODULE: DIGITAL ELECTRONICS

MOD. CODE: ET1004

COURSE/YEAR: DASE/DCEP/DESM/DCPE/ DEEE 1FT

No	SOLUTION
C1	4 possible configurations for cascaded divide-by-18 counter:
(a)	
(b)	Configuration that provides 50% duty cycle at divide-by-18 output is Mod-9, followed by Mod-2
(c)	<p><u>Important points to note</u> Use of 4 FF for mod 9 & Q0 connected to CP1 Feedback to MR1 MR2 Correct connection between mod-9 & Mod-2 Correct connection for mod-2</p>
(d)	<p>State diagram for 1st counter in cascade:</p>