

**SINGAPORE POLYTECHNIC**  
**2016/2017 S2 MID-SEMESTER TEST**

**SAS code:****MST**MODULE: DIGITAL ELECTRONICSMOD. CODE: ET1004COURSE/YEAR: DASE/DCEP/DESM/DCPE/ DEEE 1FT

No	SOLUTION																																																							
	<p><b><u>SECTION – A</u></b> (10 MCQ, 3 marks each)</p> <p>1. (d) 2. (d) 3. (b) 4. (c) 5. (d) 6. (c) 7. (a) 8. (c) 9. (b) 10. (b)</p> <table><tr><td></td><td>A</td><td>B</td><td>C</td><td>D</td></tr><tr><td>1</td><td></td><td></td><td></td><td>✓</td></tr><tr><td>2</td><td></td><td></td><td></td><td>✓</td></tr><tr><td>3</td><td></td><td>✓</td><td></td><td></td></tr><tr><td>4</td><td></td><td></td><td>✓</td><td></td></tr><tr><td>5</td><td></td><td></td><td></td><td>✓</td></tr><tr><td>6</td><td></td><td></td><td>✓</td><td></td></tr><tr><td>7</td><td>✓</td><td></td><td></td><td></td></tr><tr><td>8</td><td></td><td></td><td>✓</td><td></td></tr><tr><td>9</td><td></td><td>✓</td><td></td><td></td></tr><tr><td>10</td><td></td><td>✓</td><td></td><td></td></tr></table>		A	B	C	D	1				✓	2				✓	3		✓			4			✓		5				✓	6			✓		7	✓				8			✓		9		✓			10		✓		
	A	B	C	D																																																				
1				✓																																																				
2				✓																																																				
3		✓																																																						
4			✓																																																					
5				✓																																																				
6			✓																																																					
7	✓																																																							
8			✓																																																					
9		✓																																																						
10		✓																																																						

**SINGAPORE POLYTECHNIC**  
**2016/2017 S2 MID-SEMESTER TEST**

**SAS code:**  
**MST**

MODULE: DIGITAL ELECTRONICS

MOD. CODE: ET1004

COURSE/YEAR: DASE/DCEP/DESM/DCPE/ DEEE 1FT

No	SOLUTION
B1	<p><b><u>SECTION – B</u></b></p> <p>a) <b>ADD +57<sub>10</sub> to +36<sub>10</sub> in BCD format</b></p> $  \begin{array}{r}  +57 = \quad \quad \quad 0 \ 1 \ 0 \ 1 \ 0 \ 1 \ 1 \ 1 \quad \leftarrow \text{BCD} \\  +36 = \quad \quad \quad 0 \ 0 \ 1 \ 1 \ 0 \ 1 \ 1 \ 0 \quad \leftarrow \text{BCD} \\  \hline  = \quad \quad \quad 1 \ 0 \ 0 \ 0^1 \ 1 \ 1 \ 0 \ 1 \\  \quad \quad \quad \quad \quad \quad \quad \quad + \ 1 \ 1 \ 0 \quad \leftarrow \text{Adjust by adding 6} \\  +93 = \quad \quad \quad 1 \ 0 \ 0 \ 1 \ 0 \ 0 \ 1 \ 1  \end{array}  $ <p>b) <b>Subtract +70<sub>10</sub> to +99<sub>10</sub> =</b></p> <p style="padding-left: 40px;">Equivalent to <span style="margin-left: 100px;">ADD -70<sub>10</sub> from +99<sub>10</sub></span></p> $  \begin{array}{r}  \text{sign} \ 64 \ 32 \ 16 \ 8 \ 4 \ 2 \ 1 \\  +70 = \quad \underline{0 \ 1 \ 0 \ 0 \ 0 \ 1 \ 1 \ 0} \quad \leftarrow \text{True binary value} \\  -70 = \quad 1 \ 0 \ 1 \ 1 \ 1 \ 0 \ 1 \ 0 \quad \leftarrow \text{2's complement} \\  +99 = \quad \underline{0 \ 1 \ 1 \ 0 \ 0 \ 0 \ 1 \ 1} \quad \leftarrow \text{True binary value} \\  +29 = \quad 1 \ \underline{0 \ 0 \ 0 \ 1 \ 1 \ 1 \ 0 \ 1} \quad \leftarrow \text{discard 9th bit}  \end{array}  $

**SINGAPORE POLYTECHNIC**

**2016/2017 S2 MID-SEMESTER TEST**

**SAS code:**

**MST**

MODULE: DIGITAL ELECTRONICS

MOD. CODE: ET1004

COURSE/YEAR: DASE/DCEP/DESM/DCPE/ DEEE 1FT

No	SOLUTION
B2 (a)	<p>Given: <math>A_4 A_3 A_2 A_1 A_0 = 0\ 1\ 1\ 1\ 0_2</math></p> <p><math>B_4 B_3 B_2 B_1 B_0 = 1\ 1\ 0\ 1\ 1_2</math></p> <p>And <math>C_{in} = \underline{\hspace{2cm}}1</math></p> <p><math>C_{out}\ S_4\ S_3\ S_2\ S_1\ S_0 = \quad 1\ 0\ 1\ 0\ 1\ 0</math></p>
(b)	<p>If 5-bits 2's complement is used,</p> <p>Then the number at the A inputs is +ve since sign bit = 0</p> <p>And it is <math>= 8+4+2 = +14_{10}</math></p> <p>The number at the B inputs is -ve as the sign bit = 1 and with <math>C_{in} = 1</math>; it should be in 1's complement form.</p> <p>Hence the magnitude of the number is <math>= 00100_2</math></p> <p><math>\hspace{15em} = 4_{10}</math></p> <p>Hence number at B inputs <math>= -4_{10}</math></p> <p>The sum result is +ve and <math>= 14 - 4 = +10_{10}</math></p>
(c)	<p>To construct the 74LS283 IC, 4 Full Adders are needed. Connection is as shown:</p>

**SINGAPORE POLYTECHNIC**

**2016/2017 S2 MID-SEMESTER TEST**

**SAS code:**

**MST**

MODULE: DIGITAL ELECTRONICS



MOD. CODE: ET1004

COURSE/YEAR: DASE/DCEP/DESM/DCPE/ DEEE 1FT

No	SOLUTION
B3	
(a)	<p>(i) Frequency = <math>1/40\mu\text{s} = 25000 \text{ Hz}</math> or 25 kHz</p> <p>(ii) Duty cycle = <math>10/40 * 100\% = 25\%</math></p>
(b)	<p>Given frequency to mod-8 counter = 25000</p> <p>Frequency at MSB output = <math>25000/8 = 3125\text{Hz}</math></p> <p>Duty cycle = 50%</p>
(c)	<p><u>Important</u> Use correct number of FFs <math>J=K=PRE=CLR = H</math> Label MSB &amp; LSB</p>
(d)	<p>Given start state = 000 and 650 Clocks are applied, output values at the end of 650 clks = <math>010_2</math></p>

**SINGAPORE POLYTECHNIC**

**NOT TO BE GIVEN  
TO STUDENTS**

No	SOLUTION
C1 (a)	<p>Frequency at output of Astable Circuit</p> $= 10 * 400$ $= 4000 \text{ Hz}$
(b)	<p>Given <math>F_1 = \frac{0.8}{R_1 C_1}</math> and <math>C_1 = 1\mu\text{F}</math> and with Frequency = 4000 Hz</p> $4000 = 0.8 / (R * 10^{-6})$ <p>Therefore <math>R = 0.8 / (4000 * 10^{-6})</math></p> $= 200 \text{ Ohms}$
(c)	 <p><u>Important to Note</u></p> <p>Q0 to CP1 connection for use of 4 flip-flops</p> <p>CP0 is the clock input</p> <p>MSB and LSB must be labelled clearly</p> <p>Feedback from Q1, Q3 to MR1/MR2 for Mod-10.</p>
(d)	<p>Duty cycle at MSB output = <math>2/10 * 100\%</math></p> $= 20\%$ <p>Since at MSB output Q3, there are 8 periods of 0's and 2 periods of 1's in one cycle of the counter.</p> 

**SINGAPORE POLYTECHNIC**  
**2016/2017 S2 MID-SEMESTER TEST**

**SAS code:**  
**MST**

MODULE: DIGITAL ELECTRONICS

MOD. CODE: ET1004

COURSE/YEAR: DASE/DCEP/DESM/DCPE/ DEEE 1FT

No	SOLUTION
(d)	<p>To further divide the 400Hz signal down to 100 Hz,  A Mod-4 counter or divide by 4 counter is required.</p> <p>To build this counter only one 7493 IC is required and being a Mod <math>2^N</math> counter the output waveform will be 50% duty cycle as required.</p> <div data-bbox="338 752 1011 1095" data-label="Diagram"> </div> <p>NB: A divide by 4 counter is a Mod <math>2^N</math> which is naturally resetting and hence there is no need to use MR1 and MR2 to force reset. These 2 inputs should be grounded so that the CLR inputs to the flip-flops will be High.</p>