Chapter 3 - Synchronous Sequential Logic System

State Transition Diagram

State code

tate Transition

From DE1:

Sequential Logic Circuit:

- Outputs depend on current state & inputs.
- Also known as Finite State Machine (FSM).
- Synchronous sequential logic circuit:
 - Changes states only at PGT/NGT of clock signal.
 - Contains synchronised flip-flops for keeping track of its states.
 (Driven by a common clock)
 Simple examples: synchronous counter, shift register etc.

 - Great majority of sequential logic circuits are synchronous.
- Asynchronous sequential logic circuit: (Not covered in this module.)
 - ONo clock signal, output feedback to input.
 - OA simple example: NAND gate latch.





Figure 1 (Notes 3-1) General block diagram of a synchronous sequential circuit



Moore type FSM – outputs depend on current state only.

Mealy type FSM – outputs depend on current state as well as inputs.


Example (Notes 3-2)

Automatic vehicle speed controller:

- Input w=1: indicates over-speed.
- Output z=1: apply brake.
- Apply brake (z=1) if there are 2 consecutive measurements of over-speed (w=1).
 Reset (Upon power-up or reset button pressed)

2.1 - State Diagram:

(Notes 3-3)




Example 1 (Notes 3-4)

Draw the state diagram for a FSM with the following specifications:

- 1. The circuit has one input, w, and one output, z.
- 2. All changes occur on positive edges of the clock signal.
- 3. Output z=1 if the input sequence for w is 101 for any three consecutive clock cycles. Otherwise, z=0.

Solution:



2.2 State Table (Notes 3-5)





Fig 3.4 State table (for the State Diagram in Fig 3.3)

Present	Ne	Output	
state	w = 0	w = 1	Z
A-	A	→B	0
В	Α	С	0
С	Α	С	1

Example 2 (Notes 3-5)




State table for the

State Diagram in Ex 1:

Present	Next	Output	
state	w=0	w=1	Z
A	A	В	0
В	C	В	0
С	A	D	0
D	C	В	1

2.3 State Assignment (Notes 3-6)

- Assign a unique N-bit binary number for each state.
- Each bit (state variable) is stored at the Q output of a flip-flop.
- Binary state assignment is simple but not most efficient.
- Proper state assignment leading to simpler circuit will be covered in Section 7 (Notes 3-24).



Example:

Fig 3.3 State Diagram




Fig 3.6 State-assigned table

	Present	Nex				
	state	w = 0 $w = 1$				Output
	<i>y</i> ₂ <i>y</i> ₁	Y_2Y_1	Z			
1	00	00		01		0
3	01	00		10		0
C	10	 00	>	10		1
	11	 dd dd				d

Present state	Nex $w = 0$	Output	
A	A	B	0
B	A	C	0
C	A	C	1


Fig 3.4 State table


Assign any 3 binary numbers to the 3 states (A, B, C).

Assign "don't care" (x or d) to the unused state for "next state" and "output" in order to simplify their circuits.


2.4 Excitation Table (Notes 3-7)

Excitation table is basically the truth table of the next state circuit and output circuit:





Implementing with D flip-flops.







Figure 9 (Notes 3-8)

"11" sequence detector implemented using D-type flip-flops:



While it is easier to design with D flip-flops, using J-K flip-flops often results in simpler logic for the "next state" decoder.




Figure 7. Excitation table for JK flip-flops. (Notes 3-7)

Some may prefer to present the above excitation table in the traditional truth table form: $y2 \rightarrow Y2 \text{ in red}$


For ref. only


P	rese	nt	Primary		Next	t	F	or	F	or	Primary
	State	е	Input		State	e	y2-	> Y2	y1-	> Y1	Output
	y2	y1	w		Y2	Y1	J2	K2	J1	K1	Z
Α	0	0	0	Α	0	0	0	Χ	0	Χ	0
Α	0	0	1	В	0	1	0	X	1	Χ	0
В	0	1	0	Α	0	0	0	Χ	Χ	1	0
В	0	1	1	С	1	0	1	Х	Х	1	0
С	1	0	0	Α	0	0	Х	1	0	Χ	1
С	1	0	1	U	1	0	Χ	0	0	Χ	1
	1	1	0		Χ	Χ	Χ	Χ	Χ	Χ	Χ
	1	1	1		Χ	Χ	Χ	Χ	Χ	Χ	Χ
<u> </u>											
	I	npuˈt	s to the		1					1	
	r	next	state	The	γ		.1				

The required

next state.

circuit.








Notes 3-9


For ref. only

Figure 10 - K-map for J2, K2, J1 and K1









Resetn -

Figure 11 - "11" sequence detector implemented using JK flip-flops






Figure 12 - Timing diagram of "11" sequence detector (Notes 3-10)



Example 3 (Notes 3-10)

Derive the state-assigned table for the FSM in Example 1 and hence draw the schematic diagram of the FSM using D-type flip-flops.



Present	Next sta	Output	
state Q2 Q1 y ₂ y ₁	w=0 D2 D1	w=1 D2 D1	Z
A 00	A 00	B 01	0
B 01	C 10	B 01	0
C 10	A 00	D 11	0
D 11	C 10	B 01	1


Solution:

$$z = y_2 y_1$$
 $D_2 = Y_2 = w' y_1 + w y_2 y_1$
 $D_1 = Y_1 = w$

n		W		
\mathbf{D}_2	2	0	1	
	00	0	0	
	01		0	
y ₂ y ₁	11		0	
	10	0	1	

$\mathbf{D_1}$		W		
		0	1	
y ₂ y ₁	00	0	\bigcap	
	01	0	1	
	11	0	1	
	10	0	$\backslash 1$	

Schematic diagram of the FSM using D-type flip-flops:



2.6 Summary of FSM design procedure (Notes 3-11)

- 1. Obtain the specification of the desired FSM.
- 2. Draw the state diagram.
- 3. Derive the state table.
- 4. Assign state code.
- 5. Derive the state-assigned table and/or excitation table.
- 6. Derive the output & flip-flop input equations.
- 7. Implement the circuit from the equations derived.