
A1.	How	How many Full-Adder units are required to construct a 32-bit Parallel Adder circuit?							
	(a)	161	0	(b)	3210	(c)	6410	(d)	12810
Ansv	Answer: (b) Full Adder is a 1-bit adder – combine N of them to form N-bit adder.								
A2.	In th	In the 8-bits two's complement system, what does decimal -127 ₁₀ converts to?							
	(a)	111	1111112	(b)	100000002	(c)	100000012	(d)	011111112
Ansv	Answer: (c) +127 in 8-bit: 01111111. Invert: 10000000, plus 1: 10000001 = -127							01 = -127	
A3. What is the maximum Modulus (Mod-number) that can be attained by a 6 ₁₀ flip-flop ripple counter?									
	(a)	610		(b)	16 ₁₀	(c)	3210	(d)	64 ₁₀
Ansv	ver: (d)	6 flip-flops	s: 2 ⁶	> 64.				
A4.	A sh	A shift register which has a single data input and many data outputs is a							
	(a)	para	allel-in, seria	l-out r	egister	(b)	parallel-in, paral	lel-ou	t register
	(c)	seri	al-in, paralle	l-out	register	(d)	serial-in, serial-	out reg	gister
Ansv	ver: (ver: (c) Serial: 1 bit at a time. Parallel: multiple bits simultaneously.						/.	
A5.		The signal frequency at the Clock input of a counter is 10 kHz and the signal frequency at it MSB output is 125 Hz. What is the modulus (mod number) of this counter?							
	(a)	Mo	d-16 ₁₀	(b)	Mod-60 ₁₀	(c)	Mod-80 ₁₀	(d)	Mod-125 ₁₀
Ansv	ver: (c)	$Mod = f_{CLK}$	/ f _{MSE}	s = 10 kHz / 125	Hz = 8	30		
A6.	What is the timing parameter that specifies the minimum time required to maintain the logic levels stable at the control inputs of a JK flip-flop prior to the application of the active clock transition?								
	(a)	Set-	up time t _{su}			(b)	Propagation dela	y t _{pd}	
	(c)	Hol	d time t _{hd}			(d)	CLK period T		
Answer: (a)									


A7. A 74LS157 IC, which is a quad 2-to-1 multiplexer, is connected as shown in figure A7. What is the output data at outputs Zd Zc Zb Za (in this order)?



- (a) 1111₂
- (b) 0110₂
- (c) 1101₂
- (d) 1011₂

Answer: (d)

A8. A 74LS138 1-of-8 decoder is connected as shown in figure A8, what will be the logic levels at the outputs?



- (a) Only Output Q1 goes Low
- (b) Only Output Q4 goes Low
- (c) All outputs are Low
- (d) All outputs are High

Answer: (d)

- A9. A parallel adder which can add signed binary numbers using the 2's complement numbering system in the range from +2047₁₀ to -2048₁₀ is to be constructed using the 74LS83 IC, a 4-bit parallel adder IC. How many of these 74LS83 ICs are required to build this parallel adder circuit?
 - (a) 3₁₀
- (b) 4₁₀
- (c) 6₁₀
- (d) 8₁₀

Answer: (a)

+2047 to -2048 has 4096 numbers
$$\rightarrow$$
 2¹² \rightarrow 12-bit \rightarrow 3 ICs


- A10. To calculate the power consumed by a TTL digital IC, the supply voltage Vcc is multiplied by:
 - (a) $(I_{OL} I_{OH})/2$
 - (b) $(I_{OL} + I_{OH})/2$
 - (c) (I_{CCL} I_{CCH})/2
 - (d) $(I_{CCI} + I_{CCH})/2$

Answer: (d)

The average of I_{CCH} (I_{CC} when all outputs are HIGH) and I_{CCL} (I_{CC} when all outputs are LOW).


B1(a) Express the following pairs of numbers in the BCD format and hence, perform the addition of the numbers using BCD arithmetic.

Add
$$+16810$$
 to $+8710$ (4 marks)




(b) Use the 8 bits (including the sign bit) 2's complement signed numbering system to perform the following operation.

(6 marks)



the 9th bit

B2 The 74LS283 (see figure B2.1) is a 4-bit Parallel Adder IC.



(a) Briefly describe what is a 4-bit Parallel Adder?


(3 marks)

It adds two 4-bit numbers to produce a 4-bit sum.

It also has a carry-in and carry-out for cascading with other 4-bit adders to form bigger (e.g. 8-bit or 12-bit) adders.


(b) If the 4-bit parallel Adder of figure B2.1 is to be constructed using the Full-Adder (symbol shown in figure B2.2) how many Full-Adders are required?

4 are required
(2 marks)



(c) Using the correct number of Full- Adders, show how they should be connected together to configure the 4-bit parallel Adder of figure B2.1. Ensure that you use the same labels for the inputs and outputs as shown in figure B2.1 and that the MSBs and LSBs at the inputs and the outputs are indicated, or marks will be deducted.

(5 marks)



B3 Each of the following 5 statements comprising this question describes a particular type of counter or shift register circuit. You are required to state in your answer booklet, the type of counter or shift register circuit being described by each statement. Ensure that your answers are labelled exactly according to each of the statements i.e. [(a), (b)....(e)] or marks will not be awarded.

(10 marks)

- (a) This shift register circuit has many data inputs and the same number of data outputs. Parallel-in, parallel-out (PIPO) register.
- (b) The duty cycle of the signals at all outputs of this counter is always 50%. $Mod-2^{N}$ counter.
- (c) This shift register can be used to delay a signal by a fix number of clock cycles that correspond to the number of flip-flops in the register.

Serial-in, serial-out (SISO) shift register.

(d) This counter repeatedly counts in the following sequence 000, 001, 010, 011, 100, 101, 000, 001, 010 and so on. What is the modulus of this counter?


Mod-6 counter

(e) The signal frequency at the MSB output of this counter is one tenth (1/10) of its Clock signal frequency.

Mod-10 counter.


(Also known as: divide-by-10 counter, decade counter or DCB counter.)

B4(a) The 74LS138 is described as a 3-to-8 decoder. What is another name for this decoder? 1-of-8 decoder. (2 marks)




(b) Using one 74LS138, show how it can be connected as a 2-to-4 decoder. Label your circuit clearly using the generic label of Sn for the select inputs and Yn for the outputs where n is numeric label starting from 0. All unused inputs should be appropriately terminated and all unused outputs marked as N.C. (abbreviation for No Connection).


(4 marks)



Alternatively:



(c) State the logic levels at the inputs A1 to A9 in order for the 74LS147 BCD Priority Encoder to generate a code of 1001 at its outputs Y3 Y2 Y1 Y0, respectively.







Figure B5

(a) Using one 74LS93 counter IC, show how you would connect the IC as a binary-sequence Mod-12 counter. In your answer, you should label clearly all the connections, in particular, the CLK input, the MSB and LSB outputs.

(4 marks)



(b) A Clock signal frequency of 3600 Hz with duty cycle of 50% is applied at the Clock input of the mod-12 counter. Determine the signal frequency and duty cycle of the signal at the MSB output of the mod-12 counter.


(2 marks)

```
Q3..Q0
 0: 0000
               Frequency at MSB = Clock frequency / Mod = 3600/12 = 300 Hz
 1: 0001
               Duty-cycle = 4 /12 = 33.3%
 2: 0010
 3: 0011
 4: 0100
 5: 0101
 6: 0110
 7: 0111
 8: 1000
 9: 1001
10: 1010
11: 1011
12: 1100 → 0000
```

(c) A Mod-12 counter can also be configured by cascading a Mod-6 counter with a Mod-2 counter. This produces a non-binary sequence Mod-12 counter but it has the advantage of giving a 50% duty cycle waveform at the MSB output if the MOD-6 and Mod-2 counters are connected in the right order.

Using two 74LS93 counter ICs (symbol shown in figure B5), configure a Mod-12 counter with 50% duty cycle at its MSB output. Label your circuit diagram clearly or marks will not be awarded.

(4 marks)



DCBA

0:000

1:0001

2: 0010

*3:0*011

4: 0100

5: 0101

8: 1000

9: 1001

10: 1010


11: 1011

12: 1100

13: 1101

Mod-6 counter:

As soon as CBA = 110 (6) they are reset to 000, which produces a NGT at C to toggle D at the Mod-2 counter.




Symbol	Parameter	Max	Min
Vcc	Supply voltage (V)	5	
VIH	High level input voltage (V)		2
VIL	Low level input voltage (V)	0.8	
Voh	High level output voltage (V)	\	2.7
Vol	Low level output voltage (V)	0.4	
Іссн	Power Supply Current (mA)	8	
Iccl	Power Supply Current (mA)	20	\
tpLH	Propagation delay (nS)	12	
tpHL	Propagation delay (nS)	10	

The logic symbol and characteristics of 74LS20 Figure B6

Calculate the following parameters:

tpd = (tplh + tphl) / 2= (12 + 10)/2= 11 nS

- (a) the average propagation delay tpd
- (b) the High and Low level noise margins VNH and VNL and, the overall noise margin.
- (c) the average power dissipation Pp per gate



= 0.8 - 0.4= 0.4 V

- C1 Single digit decimal numbers coded in BCD (Binary Coded decimal) are applied to a 4-input (D C B A) combinational logic circuit as shown in figure C1.1. The combinational logic circuit has an output labelled Y which responds as follows:
 - Output Y goes High whenever the BCD inputs are greater than decimal 5₁₀.





Figure C1.1

(a) Complete in your Answer Booklet, the truth table of the combinational logic circuit using a table format as shown in Table C1.1. Two output values are given as examples. There should be 16 combinations in total, ranging from 0000₂ to 1111₂ and don't care conditions should be indicated as 'X's.

(7 marks)

D	C	В	A	Y
0	0	0	0	0
:	:	:	:	?
1	1	1	1	X


Table C1.1



(b) From your completed truth table in part (a), derive the Boolean equation for output Y in a sum-of-products form. You may ignore the don't care terms for this equation.

$$Y = \overline{D}C\overline{B}\overline{A} + \overline{D}C\overline{B}A + D\overline{C}\overline{B}\overline{A} + D\overline{C}\overline{B}A$$
 (2 marks)

(c) Using the K-Map, obtain the simplest equation of output Y from the truth-table of part (a). (4 marks)



(d) Given the logic symbol of 74LS151, an 8-to-1 multiplexer IC as shown in figure C1.2, show how you would connect the device to implement the combinational logic circuit of part (a). Your circuit must be clearly labelled or marks will be deducted. (Hint: Assigned variables D, C and B to select inputs S2, S1 and S0, respectively.)

(7 marks)

