

Section A Multiple Choice Questions (20 Marks)

1. The range of decimal values for a 2's complement signed numbering system is defined as from $+1023_{10}$ to -1024_{10} . How many bits (including the sign bit) are used in this 2's complement signed numbering system?

(a) 12_{10} bits (b) 11_{10} bits (c) 10_{10} bits (d) 9_{10} bits

Answer: (b) *From $+1023$ to -1024 there are 2048 numbers = $2^{11} \rightarrow 11$ bits*

2. The outcome of a BCD arithmetic addition operation is: 0001 0010. Which one of the following sets of decimal numbers could have been added?

(a) $+9_{10}$ and $+9_{10}$ (b) $+8_{10}$ and $+5_{10}$
(c) $+8_{10}$ and $+4_{10}$ (d) $+1_{10}$ and $+2_{10}$

Answer: (c) *0001 0010 in BCD represents 12*

3. To construct a 32-bit parallel adder using the 7483, a 4-bit parallel adder IC, how many 7483 ICs are required?

(a) $+4_{10}$ (b) $+6_{10}$ (c) $+8_{10}$ (d) $+10_{10}$

Answer: (c) *Each 7483 is a 4-bit adder, need to combine 8 of them to form 32-bit.*

4. A **Mod-10₁₀ BCD up-counter** starts with the output state of 0101_2 . What will be the value at its outputs after the application of 103_{10} clock cycles to its clock input?


(a) 0110_2 (b) 0111_2
(c) 1000_2 (d) 1001_2

Answer: (c) *Final state = Remainder of (Init. state + no. of clocks) / Mod.*

5. Binary data is to be transferred from the W, X, Y and Z outputs of a combinational logic circuit to a single input digital device. Which one of the following shift registers can be used for this purpose?

(a) Serial-input, serial-output shift register
(b) Parallel-input, parallel-output shift register
(c) Serial-input, parallel-output shift register
(d) Parallel-input, serial-output shift register

Answer: (d)



6. The symbol of a 74147 BCD priority encoder is as shown in figure A6. Which one of the following sets of input conditions is necessary for the outputs Y3 to Y0 to be 1000?




Figure A6

Inversion of 0111 = 7

→ A7 must be ON (0)


→ A8 & A9 must be OFF (1)

- (a) All inputs are Low, except A8 = High
- (b) All inputs are High, except A8 = Low
- (c) Inputs A7, A8, A9 = Low; Inputs A1 to A6 = High
- (d) Input A7 = Low; Inputs A8, A9 = High; Inputs A1 to A6 = don't care

Answer: (d)

7. Which one of the following application examples cannot be implemented using the Multiplexer?

- (a) Combining bit streams from several digital sources into a single bit stream.
- (b) Serial-to-parallel conversion of binary data.
- (c) Implementation of combinational logic functions.
- (d) Parallel-to-serial conversion of binary data.



Answer: (b)

8. How many select lines are there in a 1-of-16 decoder/demultiplexer?

- (a) 16₁₀
- (b) 5₁₀
- (c) 4₁₀
- (d) 1₁₀

Answer: (c)

It requires 4 select lines to choose 1 of the 16 outputs for the decoder.

9. The correct mathematical expression to calculate the average power consumed by a TTL digital IC is:

- (a) $(I_{CCH} + I_{OH})/2 * V_{CC}$
- (b) $(I_{IH} + I_{IL})/2 * V_{CC}$
- (c) $(I_{OL} + I_{CCL})/2 * V_{CC}$
- (d) $(I_{CCH} + I_{CCL})/2 * V_{CC}$

Answer: (d)

Average Icc

10. The parameter that defines how much electrical noise a digital IC can tolerate is:

- (a) Noise Margin
- (b) Speed-power product
- (c) Standard unit load
- (d) Fan-out

Answer: (a)

B1 Use the 8 bits (including the sign bit) 2's complement signed numbering system to perform the following additions:

(a) Add $+26_{10}$ to $+53_{10}$

(b) Subtract $+34_{10}$ from $+75_{10}$

(10 marks)

NB: All workings for question B1 must be shown or marks will not be awarded.

(a)	Add $+26_{10}$ to $+53_{10}$									
		sign	64	32	16	8	4	2	1	
	$+26$	=	0	0	0	1	1	0	1	0
	<u>$+53$</u>	=	<u>0</u>	<u>0</u>	<u>1</u>	<u>1</u>	<u>0</u>	<u>1</u>	<u>0</u>	<u>1</u>
	$+79$	=	<u>0</u>	<u>1</u>	<u>0</u>	<u>0</u>	<u>1</u>	<u>1</u>	<u>1</u>	<u>1</u>

(b)	Subtract $+34_{10}$ from $+75_{10}$ is equivalent ADD -34_{10} from $+75_{10}$									
		sign	64	32	16	8	4	2	1	
	$+34$	=	0	0	1	0	0	0	1	0
	-34	=	1	1	0	1	1	1	1	0
	$+75$	=	0	1	0	0	1	0	1	1
	$+41$	=	1	0	0	1	0	1	0	1

8-bit result (for 8-bit system)

+34: 00100010

Invert: 11011101

Plus 1: 11011110 = -34

B2 The 7442, as shown in figure B2, is a BCD-to-Decimal decoder.




Figure B2

- (a) If the data to the select inputs DCBA is 1000_2 , what will be the output states at each output Q_0 to Q_9 ?

$DCBA = 1000_2 = 8 \rightarrow \text{Only } Q_8 = \text{ON (0)} \rightarrow Q_9 \text{ to } Q_0: 10111111$

(2 marks)

- (b) If output Q_6 is to be selected, what must be the combination applied to the select inputs DCBA (in this order)? And what happens to output Q_6 when it is selected?

$DCBA = 0110_2 = 6 \rightarrow \text{Only } Q_6 = \text{ON (0)} \rightarrow Q_9 \text{ to } Q_0: 11101111$

(2 marks)


- (c) Briefly described what is a 1-of-4 decoder? What is another common name for this 1-of-4 decoder?

*Only 1 of the 4 outputs will be ON. It requires 2 inputs for selecting the 4 inputs, hence also called **2-to-4 decoder**.*

(2 marks)

- (d) Using one 7442 IC, show how this IC can be connected as a 1-of-4 decoder. Ensure you labelled your circuit clearly or marks will be deducted. Any input(s) that needs logic Low or High must be clearly indicated as such and any unused outputs must be labelled as N.C. (abbreviation for No connections).

(4 marks)



B3. The 7483 as shown in figure B3 is described as a 4-bit parallel adder IC.




Figure B3

- (a) Briefly explain what is a 4-bit parallel adder? If the full adder unit is used to construct this 4-bit parallel adder IC, how many full adder units are required?

It adds two 4-bit numbers and produce a 4-bit sum. It requires 4 full adders.

(3 marks)

- (b) If $C_4 S_3 S_2 S_1 S_0 = 1 0 1 1 0$ and, $B_3 B_2 B_1 B_0 = 1 1 1 0$, respectively, what will be the binary value at the inputs A_3, A_2, A_1, A_0 if $C_0 = 1$?

$A + B + C_{in} = 10110$ (Sum with C_{out}) $\rightarrow A + 14 + 1 = 22 \rightarrow A = 7 = 0111_2$.

(3 marks)

- (c) If a **4-bit** (including the sign bit) **2's complement** signed numbering system is used, what are the equivalent decimal numbers being added and the equivalent decimal sum result in part(b)? How should the carry-out bit C_4 be treated in this case?

(4 marks)

$$A = 0111_2 = 7$$

$$B = 1110_2 = -2$$

$$C_{in} = 1$$

$$\text{Sum} = 0110_2 = 6$$

C_{out} should be discarded.

B4 The Boolean expression: $X = \overline{C}BA + C\overline{B}A + CBA\overline{A}$ is to be implemented using an 8-input multiplexer.

- (a) From the given Boolean expression, determine the truth table for output X. Note that in your truth-table input variable C should be designated as the MSB.
- (4 marks)

	<u>C</u>	<u>B</u>	<u>A</u>	<u>X</u>	
0	0	0	0	0	
1	0	0	1	0	
2	0	1	0	0	
3	0	1	1	1	$C'.B.A$
4	1	0	0	0	
5	1	0	1	1	$C.B'.A$
6	1	1	0	1	$C.B.A'$
7	1	1	1	0	

- (b) Using one 74151 multiplexer IC, show how you would implement the output X using the truth-table derived in part(a). The 74151 symbol given in figure B4 is to be used and input C should be assigned to the multiplexer select input S2. Your completed circuit must be clearly labelled or marks will be deducted
- (6 marks)




Figure B4

B5 A counter has a state transition diagram as shown in figure B5.1.




Figure B5.1

- (a) What is the mod-number of this counter?

8 states \rightarrow mod-8.

(3 marks)

- (b) If a clock signal of frequency 1000 Hz is applied to the clock input of this counter, what is the signal frequency and duty cycle at its MSB output?



$$f_{MSB} = f_{clock} \div Mod = 1000 \text{ Hz} \div 8 = 125 \text{ Hz.}$$

Duty cycle is 50% for Mod 2^N counters (e.g. mod-2, 4, 8, 16, 32 etc.)

(3 marks)

- (c) Using one 7493 IC, the symbol and internal circuit of which is as given in figure B5.2, show how you would connect the IC to implement the counter of part (a). Draw your circuit in your answer booklet using only the 7493 symbol. You must ensure that all the inputs and outputs of your circuit diagram are labelled clearly or marks will be deducted.

(4 marks)



B6 Typical performance ratings and voltage parameters for five series of the TTL family of logic devices are given in the table B6. The values shown in the table are on a **per gate** basis.

	74	74S	74LS	74AS	74ALS
<i>Performance ratings per gate</i>					
Propagation delay (nS)	9	3	9.5	1.7	4
Power dissipation (mW)	10	20	2	8	1.2
Speed-power product (pJ)	90	60	19	13.6	4.8
Max. clock rate (MHz)	35	125	45	200	70
Fan-out (same series)	10	20	20	40	20
<i>Voltage parameters in Volts</i>					
V _{OH} (min)	2.4	2.7	2.7	2.5	2.5
V _{OL} (max)	0.4	0.5	0.5	0.5	0.4
V _{IH} (min)	2	2	2	2	2
V _{IL} (max)	0.8	0.8	0.8	0.8	0.8

Table B6

- (a) Which TTL series has the lowest guaranteed V_{OH} output voltage for logic High and what is the value of this voltage? (2 marks)
- The 74-series has the lowest V_{OH} - its value is **2.4V**.*
- (b) If chargeable batteries (e.g. Lithium Ion) are to be used to power the circuit to be built, which TTL series would you use and why? (2 marks)
- Battery-operated circuits should use ICs with lowest power – **74ALS**.*
- (c) Determine the Low-level noise margin V_{NL} for the 74LS series? (3 marks)
- $V_{NL} = V_{IL} - V_{OL} = 0.8 - 0.5 = \mathbf{0.3V}$
- (d) A simple digital circuit consisting of **12 NOR** gates constructed from **three 7402 ICs** (74 standard series) is connected to a dc supply voltage of **5V**. Calculate the average supply current drawn from this 5V power supply. (3 marks)
- For each gate: $P = I \times V \rightarrow I = P / V$*
- For each 74-series gate: $I = 10mW \div 5V = 2\text{ mA}$*
- For each 7402 IC (with 4 gates): $I = 4 \times 2\text{ mA} = 8\text{ mA}$*
- For three ICs: Total supply current = $3 \times 8\text{ mA} = \mathbf{24\text{ mA}}$*

C1. A decoder for a mod-10, BCD up-counter (i.e. a counter that counts in the BCD sequence) is required (see figure C1). The decoder has an output Z, which responds in the following manner:

- $Z = H$ when the BCD counter output is **greater than 7_{10}** .





Figure C1

Your task in this question is to design this BCD up-counter and the decoder using two different methods.

- (a) Using the 7493 counter IC (symbol as shown in figure B5.2 on page 6), implement the BCD up-counter. Ensure that your circuit diagram is clearly labelled or marks will be deducted.



(5 marks)

- (b) Determine the truth-table for this decoder, showing all the possible input combinations and expected responses for output Z. Use a table format as shown in Table C1. You are reminded that A is the LSB and D is the MSB and all don't care conditions should be indicated as 'X's.

	<u>DCBA</u>	<u>Z</u>
(0)	0000	0
(1)	0001	0
(2)	0010	0
(3)	0011	0
(4)	0100	0
(5)	0101	0
(6)	0110	0
(7)	0111	0
(8)	1000	1
(9)	1001	1
(10)	1010	x
(11)	1011	x
(12)	1100	x
(13)	1101	x
(14)	1110	x
(15)	1111	x


(5 marks)

$X = 1$ when output > 7 .

Don't care as Mod-10 won't output greater than 9.

- (c) Given one 74151 multiplexer IC, show how you would implement the decoder logic circuit for output **Z** using the truth-table derived in part (b). The 74151 symbol shown in figure B4 on page 5 is to be used and decoder input **D** should be assigned to multiplexer select input **S2**. Your completed circuit must be clearly labelled or marks will be deducted.

(6 marks)



- (d) Using one 7442 BCD decoder IC as shown in figure B2 on page 4, and one other 2-input logic gate, implement the decoder for the BCD counter as specified in the question.

(4 marks)

