2010/2011 S2

SINGAPORE POLYTECHNIC

ET1004

Multiple choice question answer procedure

Please tick the correct answer in the box provided at the back of the cover page in the answer booklet. No marks will be deducted for incorrect answers.

Section A Multiple Choice Questions (20 Marks)

(BCD - represents each decimal digit with 4-bit)

- 1. If the BCD representation of a Decimal number is 0011 1001 0111 00002, what is the equivalent decimal number?
 - (a) 3870₁₀
- (b) 286010
- (c) 2970₁₀
- 397010

Ans: (d)

- 2. To operate a JK flip-flop in the Toggle mode, the required settings for the JK inputs should be:
 - (a) K = NOT J
 - (c) J shorted to K
- (b) J = 0, K = 0
- J = 1, K = 1

Ans: (d)

0000 0000= 0 3. If the result of an addition of two signed numbers in the 8-bit two's complement 0000 0001= +1 numbering system is 1000 00002, what is the decimal equivalent?

etc. etc. 8-bit gives 2^{ij} = 256 numbers: 128 +ve and 128 -ve numbers

- (a) Arithmetic overflow has occurred.
- -128_{10}
- 0111 1111= +127 1000 0000= -128

(c) +127₁₀

4.

- (d) Zero
- etc. etc. J111 1111= -1

Ans: (b) How should the unused input of a 4 input OR gate be treated if only 3 inputs are

required? (Remember an unconnected TTL input reads a weak '1

- while an unconnected CMOS input is driven by noise.) The unused input should be connected to logic High through a 1 ko resistor. (a)
- The unused input should be connected to ground or logic Low.
- A+B+C
- The unused input should be left floating, i.e. unconnected.
- The unused input pin should be cut-off.

Note that A+B+C+0 = A+B+C; but A+B+C+1 = 1Ans: (b)

- 5. How long does it take for a 1-bit data applied at the input of a 4-bit serial-in, serial-out shift register to appear at its data output if the Clock frequency applied is 1 kHz?
 - (a) approximately 4 Sec.



(1k bits per sec. or 1 bit per ms.)

(b) approximately 4 mSec.

approximately 4 µSec.


approximately 4 times the propagation delay of 1 flip-flop.

Ans: (b)

(c)

/10/11 S2 Exam Page 2 of 8

Copyright © Singapore Polytechine, All rights reserved.



10. In an 8-bit two's complement signed numbering system, the addition of two negative numbers produces a resultant sign bit of 0. What does this indicate?

⊳Indicates +ve The sum result is valid and positive. (a) number

The sum result is a valid and negative. (b)

An arithmetic overflow has occurred.

The result cannot be interpreted unless the actual magnitudes are known.

Ans: (c) (Overflow - the number is too big to be represented by the given number of bits.)

/10/11 S2 Exam Page 3 of 8

Copyright © Singapore Polytechine, All rights reserved.

```
283 / 2 = 141 r.1
                                                                 141/2 = 70 \text{ r.1}
                                                                 70/2 = 35 \text{ r.0}
      SINGAPORE POLYTECHNIC
                                                                                          ET1004
                                                                 35/2 = 17 \text{ r.1}
                                                                 17/2 = 8
                                                                               r.1
                                                                                      283 =
      Section B
                     Short Questions (60 marks)
                                                                 8/2
                                                                        = 4
                                                                               r.0
                                                                                      1 0001 1011 (in bin.)
                                                                               r.0
      B1(a). Convert decimal 283 10 to Binary, and Hexadecimal.
                                                                               r.0
                                                                        = 1
                                                                                             1 1 B (in hex.)
                                                                                         (4 marks)
                                                                        = 0
                                                                               r.1-
         (b) Perform the following operation using the 2's complement signed numbering system.
              You are to assume that each number is to be represented by 8 bits, including the sign
                                               (8-bit)
                                      +53 = 0011 0101
              Add -53<sub>10</sub> to +86<sub>10</sub>
                                      Invert: 1100 1010
                                                                                         (6 marks)
                    Add 1: 1100 1011 = -53
All workings in question B1 must be shown or marks will not be awarded.
                                      -53 = 1100 1011
           Discard carry-out
                                       +86 = 0101 0110
          to the 9-th bit
                                       Sum: 0010 0001 = +33 (in 8-bit)
      B2(a) The Full Adder (FA) circuit has three inputs: augend A, addend B and, carry-input Cin.
              The FA circuit adds the three input bits together to produce a Sum and a carry-output
              Cout. Complete the truth table of the FA circuit in your Answer Booklet using a table
              format as shown in Table B2.
                                                                                         (4 marks)
A B Cin
              Cout Sum
                                                         Outputs
                                          Inputs
000
              0
                     0
                                    A
                                           В
                                                 Cin
                                                        Cout
                                                                 Sum
                                                                         Rules for this truth-table:
001
              0
                                    0
                                           0
                                                   0
                                                          ?
                                                                          0 + 0 + 0 = 0
010
              0
                                    :
                                           :
                                                  :
                                                          :
                                                                          0+0+1=1
011
                                                                          0+1+1=2
100
                                           1
                                    1
                                                  1
                                                                          1+1+1=3
101
                     0
                                                Table B2
                                                                           Inputs
110
                     0
                                                                                      Outputs
111
                                                                B Cir
              Based on your completed truth table, use the K-map or Boolean theorems to obtain the
              simplified Boolean expression for Cout.
                                                                                   Cout (4 marks)
         (c) An 8-bit parallel adder is to be constructed from the Full Adder (FA) circuit. How
              many of these FA units are required to construct this 8-bit parallel Adder? You are
              not required to draw the circuit of this adder.
                                                                                         (2 marks)
              An 8-bit adder requires 8 FAs.
```

/10/11 S2 Exam Page 4 of 8

Copyright \$18 mgapore Polylechine. All rights reserved.

SINGAPORE POLYTECHNIC

ET1004


B3. Each of the 5 statements comprising this question describes a particular type of counter or shift register circuit. You are required to state in your answer booklet, the type of counter or register circuit being described by each statement. Ensure that your answers are labelled exactly according to each of the statements i.e. [(a), (b)....(e)] or marks will not be awarded.

(10 m arks)

- (a) The output states run in this binary sequence: 0000, 0001, 0010, 0011, 0100, 0101, 0110, 0111, 1000, 1001 and repeats from 0000. MOD-10 counter
- (b) This shift register circuit has several data inputs and one data output. PISO (Parallel-In Serial-Out) shift register
- (c) Each flip-flop in this counter divides its clock input frequency by 2. Ripple counter (On contrast, sychronous counters are not so.)
- (d) This counter can count with increasing or decreasing count.
- (e) This counter divides its input frequency by its Mod number.

 Frequency divider

B4(a) The 74138 is a **1-of-8** decoder device and has a symbol as shown in figure B4.1. Briefly explain what the description **1-of-8** decoder means. Give another **name** for the



(c) Show how the 74138 decoder can be connected as a 1-of-4 decoder. Indicate and label clearly all required connections and/or logic levels at the inputs. Outputs which are used should be labelled as D0 to D4. Unused outputs, if any, should be marked as N.C. which is the abbreviation for no connection.

(4 marks)


/10/11 S2 Exam Page 5 of 8

Copyright 3: Singapore Polylechine. All rights reserved.


B5 A 3-variable combinational logic circuit has a truth-table as given in Table B5:

	<u>Inputs</u>		Output			
c _{MSB}	В	A LSB	Z			
0	0	0	1			
0	0	1	1			
0	1	0	0			
0	1	1	1			
1	0	0	0			
1	0	1	0			
1	1	0	1			
1	1	1	U			
Table B5						

(a) Given the logic symbol of the 74151, an 8-to-1 multiplexer show how you would configure the device to implement the expression for output Z. Your solution should be clearly labelled or marks will be deducted.



the select inputs
(b) For the 74147 decim al-to-BCD priority encoder circuit shown in figure B5.2, what is the code (in binary) generated at the inverter outputs Z3 Z2 Z1 Z0?



/10/11 S2 Exam Page 6 of 8

Copyright © Singapore Polylechine. All rights reserved.

SINGAPORE POLYTECHNIC

ET1004

(5 marks)

B6 Typical performance ratings and voltage parameters for five series of the TTL family of logic devices are given in the table B6. The values shown in the table are on a per gate basis.

	74	748	74LS	74A S	74ALS
Performance ratings per gate					
Propagation delay (ns)	10	3	9.5	1.7	4
Power dissipation (mW)	10	20	2	8	1.2
Speed-power product (pJ)	90	60	19	13.6	4.8
Max. clock rate (MHz)	35	125	45	200	70
Fan-out (same series)	10	20	20	40	20
Voltage parameters in Volts					
VOH (min)	2.4	2.7	2.7	2.5	2.5
Vol (max)	0.4	0.5	0.5	0.5	0.4
VIH (min)	2	2	2	2	2
VIL (max)	0.8	0.8	0.8	0.8	0.8

Table B6

(a) Which TTL series has the **low est** guaranteed **output** voltage for logic **High**?

74-series (1 mark)

(b) Which TTL series has the **Highest clock frequency**?

74AS-series (1 mark)

(c) Which TTL series has the **Highest power consumption**?

74S-series (1 mark)

(d) Which TTL series can have the **most number** of **TTL inputs** (of the same series) **connected** to its **single output**?

74AS-series (2 marks)

(e) A simple digital circuit consisting of 8 NAND gates from two 74LS00 ICs is connected to a DC supply voltage of 5V. What is the total power dissipation for this circuit? Calculate the average supply current Icc drawn from this 5V DC power supply.

Power dissipation for each gate of 74LS-series is 2 mW. 8 gates --> 16 mW.

Power = $Vcc \times Icc$ $16 \text{ mW} = 5V \times Icc$ Icc = 16 mW / 5V = 3.2 mA


/10/11 S2 Exam Page 7 of 8

Copyright P Singapore Polytechine. All rights reserved.

ET1004

Section C Long Question (20 marks)


C1. A 10 kHz Clock signal is to be derived from an Astable multivibrator connected in cascade with a counter/divider circuit as illustrated in the block diagram of figure C1.1.




(a) If the Astable circuit is oscillating at 120 kHz, determine the Modulus (i.e. mod number) of the required counter if its MSB output is to be 10 kHz.

$$MOD = Clock freq. / MSB freq. = 120 kHz / 10 kHz = 12$$
 (3 marks)

(b) Using one 7493 IC, the symbol and internal circuit of which is given in figure C1.2, show how you would connect the IC to function as the counter identified in part (a). Draw your circuit in your answer booklet using only the 7493 symbol. You must ensure that all the inputs and outputs of your circuit diagram are labelled clearly or marks will be deducted. Reset flip-flops when count = 12 = 1100 in binary



(c) If the counter outputs are connected to a decoding circuit such that whenever the counter output is decimal 8 (i.e.1000₂) or decimal 9, a logic High is obtained at the output of the decoder, Y. Implement this decoder circuit using basic gates of AND, OR and NOT. Y = DC'B'A' + DC'B'A - i.e. when DCBA = 1000 or 1001 (Hint: Set up a truth table with Q3 Q2 Q1 Q0 as inputs and Y as output.)



101

110