

Chapter 4: Combinational-Circuits

Combinational circuit




Multiplexers




 $\begin{array}{c|cc}
s & f \\
\hline
0 & w_0 \\
1 & w_1
\end{array}$

(a) Graphical symbol

(b) Truth table





(c) Sum-of-products circuit


(d) Circuit with transmission gates

Figure 4.1 A 2-to-1 multiplexer.

Multiplexers

• Verilog HDL

DeMultiplexers



Data Input	Select Inputs			Outputs							
D	S ₂	S ₁	S ₀	Y ₇	Y ₆	Y ₅	Y ₄	Y ₃	Y ₂	Y ₁	Y ₀
D	0	0	0	0	0	0	0	0	0	0	D
D	0	0	1	0	0	0	0	0	0	D	0
D	0	1	0	0	0	0	0	0	D	0	0
D	0	1	1	0	0	0	0	D	0	0	0
D	1	0	0	0	0	0	D	0	0	0	0
D	1	0	1	0	0	D	0	0	0	0	0
D	1	1	0	0	D	0	0	0	0	0	0
D	1	1	1	D	0	0	0	0	0	0	0


5

Combinational circuit

DeMultiplexers

• Verilog HDL

Multiplexers



- (a) Graphical symbol
- (b) Truth table






Figure 4.2 A 4-to-1 multiplexer.


Decoders





(a) Truth table

(b) Graphical symbol




(c) Logic circuit

Figure 4.13 A 2-to-4 decoder.


Decoders

En	w_1	w_0	<i>y</i> ₀	y_1	y_2	y ₃
1	0	0	1	0	0	0
1	0	1	0	1	0	0
1	1	0	0	0	1	0
1	1	1	0	0	0	1
0	X	X	0	0 1 0 0	0	0



(a) Truth table

(b) Graphical symbol



(c) Logic circuit

Encoder






Figure 4.18 A 2^n -to-n binary encoder.

w_3	w_2	w_1	w_0	y_1 y_0
0	0	0	1	0 0
0	0	1	0	0 1
0	1	0	0	1 0
1	0	0	0	1 1

(a) Truth table

Decoder for 7-seg LED





- (a) Code converter
- (b) 7-segment display

w_3	w_2	w_1	w_0	a	b	C	d	e	f	g
0	0	0	0	1	1	1	1	1	1	0
0	0	0	1	0	1	1	0	0	0	0
0	0	1	0	1	1	0	1	1	0	1
0	0	1	1	1	1	1	1	0	0	1
0	1	0	0	0	1	1	0	0	1	1
0	1	0	1	1	0	1	1	0	1	1
0	1	1	0	1	0	1	1	1	1	1
0	1	1	1	1	1	1	0	0	0	0
1	0	0	0	1	1	1	1	1	1	1
1	0	0	1	1	1	1	1	0	1	1
1	0	1	0	1	1	1	0	1	1	1
1	0	1	1	0	0	1	1	1	1	1
1	1	0	0	1	0	0	1	1	1	0
1	1	0	1	0	1	1	1	1	0	1
1	1	1	0	1	0	0	1	1	1	1
1	1	1	1	1	0	0	0	1	1	1

Decoder for 7-seg LED

• Verilog HDL