

# Chapter 5: Sequential Circuits

Le Ly Minh Duy, Ph.D

Email: [duyllm@hcmute.edu.vn](mailto:duyllm@hcmute.edu.vn)


<https://sites.google.com/view/ly-minh-duyle>

Department of Computer and Communication Engineering

Faculty of Electrical and Electronics Engineering, HCMUTE

Original slides composed by **Dr. Truong Ngoc Son** – Modified by **Dr. Le Ly Minh Duy**  
Department of Computer and Communication Engineering


# RS Latch



(a) Circuit

Clk	S	R	$Q(t + 1)$
0	x	x	$Q(t)$ (no change)
1	0	0	$Q(t)$ (no change)
1	0	1	0
1	1	0	1
1	1	1	x

(b) Characteristic table




# RS Latch

- Verilog HDL

```
module RS_LATCH(  
input wire R, S, CLK,  
output reg Q, Qb  
);  
always @(R, S, CLK) begin  
if/*((CLK==1)&&(S==0)&&(R==1))*/({CLK,S,R}  
==3'b101) begin Q=0; Qb=1; end  
else if ((CLK==1)&&(S==1)&&(R==0)) begin  
Q=1; Qb=0; end  
end  
endmodule
```


# D Latch



(a) Circuit

Clk	D	$Q(t + 1)$
0	x	$Q(t)$
1	0	0
1	1	1

(b) Characteristic table



(c) Graphical symbol

# D Latch

- Verilog HDL


```
module D_latch (D, Clk, Q);  
  input D, Clk;  
  output reg Q;
```

```
  always @(D, Clk)  
    if (Clk)  
      Q = D;
```

**LATCH**

```
endmodule
```

# D Flip-Flop



P-SET	CLR	D	CLK	$Q_{n+1}$	
0	1	X	X	1	(preset)
1	0	X	X	0	(clear)
0	0	X	X	?	(illegal)
1	1	0	↓	0	
1	1	1	↓	1	

# D Flip-Flop

- The difference between a latch and a flip-flop is
  - A latch is asynchronous, and the outputs can change as soon as the inputs do (or at least after a small propagation delay)
  - A flip-flop is edge-triggered and only changes state when a control signal goes from high to low or low to high

**FLIP-FLOP**


```
module flipflop (D, Clock, Q);  
    input D, Clock;  
    output reg Q;  
  
    always @(posedge Clock)  
        Q = D;  
  
endmodule
```

# Latches vs. Flip-Flops

## Flip-Flop

```
module flipflop
(
  input clk,
  input d,
  output reg q
);


always @(posedge clk)
begin
  q <= d;
end
endmodule
```



## Latch


```
module latch
(
  input clk,
  input d,
  output reg q
);

always @(clk or d)
begin
  if ( clk )
    q <= d;
end
endmodule
```






# Comparison of D storage elements.




(a) Circuit



(b) Timing diagram


# T Flip-Flop




(a) Circuit

T	$Q(t+1)$
0	$Q(t)$
1	$\bar{Q}(t)$

(b) Characteristic table



(c) Graphical symbol




(d) Timing diagram

# T Flip-Flop

```
module T_FF(  
    input wire t, clk,  
    output reg q, qb );  
  
initial  
begin  
    q=1 ;  
    qb=0;  
end  
  
always @( posedge clk)  
    if (t) begin  
        q = ~q ;  
        qb = !qb;  
    end  
endmodule
```

# JK Flip Flop




Input					Output	
Pre	CLR	CLK	J	K	Q	QD
0	0	x	x	x	1	1
0	1	x	x	x	1	0
1	0	x	x	x	0	1
1	1	0	x	x	Q <sub>0</sub>	QD <sub>0</sub>
1	1	↓	0	0	Q <sub>0</sub>	QD <sub>0</sub>
1	1	↓	0	1	0	1
1	1	↓	1	0	1	0
1	1	↓	1	1	NOT Q	NOT QD

# JK Flip Flop

- Verilog HDL


# Shift Register (Serial-In Serial Out)



(a) Circuit

	In	$Q_1$	$Q_2$	$Q_3$	$Q_4 = \text{Out}$
$t_0$	1	0	0	0	0
$t_1$	0	1	0	0	0
$t_2$	1	0	1	0	0
$t_3$	1	1	0	1	0
$t_4$	1	1	1	0	1
$t_5$	0	1	1	1	0
$t_6$	0	0	1	1	1
$t_7$	0	0	0	1	1

Clock Pulse No	QA	QB	QC	QD
0	0	0	0	0
1	1	0	0	0
2	0	1	0	0
3	0	0	1	0
4	0	0	0	1
5	0	0	0	0



# Shift Register

- Instance shift register using D-FF.

```
module DFF(  
input wire d,clk,  
output reg q );  
always @(posedge clk)  
q = d ;  
endmodule  
  
// Serial input - serial output using DFF  
module SISO(  
input wire in, clk,  
output wire out) ;  
// signal declaration  
wire q1,q2,q3 ;  
//module instance  
DFF ff1 (in,clk,q1);  
DFF ff2 (q1,clk,q2);  
DFF ff3 (q2,clk,q3);  
DFF ff4 (q3,clk,out);  
endmodule
```

# Module instance review

- Modules can be instantiated from within other modules. When a module is instantiated, connections to the ports of the module must be specified.
- There are two ways to make port connections.
  - Connection by name, in which variables connected to each of module inputs or outputs are specified in a set of parenthesis following the name of the ports. In this method order of connections is not significant.
  - Ordered connection. In this method the order of the ports must match the order appearing in the instantiated module.




# Module instance review

- Connection by name

```
module dff (  
  input wire clk, d,  
  output reg q );  
  always @(posedge clk) q = d;  
endmodule
```

```
module top (  
  input wire d_in, clk,  
  output wire q_out);
```

```
  wire n1;  
  dff Inst_1 (.d(d_in), .q(n1), .clk(clk));  
  dff Inst_2 (.clk(clk), .d(n1), .q(q_out));  
endmodule
```




# Module instance review

- Connection by order

```
module dff (  
  input wire clk, d,  
  output reg q );  
  always @(posedge clk) q = d;  
endmodule
```

```
module top (  
  input wire d_in, clk,  
  output wire q_out);  
  wire n1;
```

```
  dff Inst_1 (clk, d_in, n1);  
  dff Inst_2 (clk, n1, q_out);  
endmodule
```



# Example - Ripple Adder


```

module FullAdder(a, b, ci, r, co);
    input a, b, ci;
    output r, co;

    assign r = a ^ b ^ ci;
    assign co = a&ci | a&b | b&cin;

endmodule


```



```

module Adder(A, B, R);
    input [3:0] A;
    input [3:0] B;
    output [4:0] R;

```



```


    wire c1, c2, c3;
    FullAdder
    add0(.a(A[0]), .b(B[0]), .ci(1'b0), .co(c1), .r(R[0]) ),
    add1(.a(A[1]), .b(B[1]), .ci(c1), .co(c2), .r(R[1]) ),
    add2(.a(A[2]), .b(B[2]), .ci(c2), .co(c3), .r(R[2]) ),
    add3(.a(A[3]), .b(B[3]), .ci(c3), .co(R[4]), .r(R[3]) );

endmodule

```

# Shift Register – Serial input, parallel outputs

- Instance the shift register using D-FF




# Shift Register – Serial input parallel outputs

```
module DFF(  
input wire d,clk,  
output reg q );  
always @(posedge clk)  
q = d ;  
endmodule  
// Serial input - parallel output using DFF  
module SIPO(  
input wire in, clk,  
output wire [3:0] q) ;  
// signal declaration  
  
//module instance  
DFF ff1 (in,clk,q[0]);  
DFF ff2 (q[0],clk,q[1]);  
DFF ff3 (q[1],clk,q[2]);  
DFF ff4 (q[2],clk,q[3]);  
endmodule
```

# Counter

*A simultaneous "up" and "down" counter*




Clock cycle	Q <sub>2</sub>	Q <sub>1</sub>	Q <sub>0</sub>
0	0	0	0
1	0	0	1
2	0	1	0
3	0	1	1
4	1	0	0
5	1	0	1
6	1	1	0
7	1	1	1
8	0	0	0


Q<sub>1</sub> changes

Q<sub>2</sub> changes

# Asynchronous Counter (not same clock)



(a) Circuit



(b) Timing diagram


it

# Counter


- Instance counter with T-FF



# Synchronous counter (same clock source)




(a) Circuit



(b) Timing diagram

**Figure 5.21** A four-bit synchronous up-counter.

# UP Counter4b (behavioral)



SS=0: stop,      SS=1: count

module

...

always @ (posedge clk)

begin

if (rst==1'b1)

out = 4'b0;

else

if (SS==1'b1)

out = out + 1'b1;


else

out = out;

end

endmodule

# UP/DOWN Counter4b (behavioral)



SS=0: stop,      SS=1: count  
UD=0: down,    UD=1: up

module

...

always @ (posedge clk)


if (rst==1'b1)

out = 4'b0;

else

....

endmodule



- SS=1: enable, SS=0: stop
- MODE=1: UP/ 0: DOWN
- MIN<= counter <= MAX

```

module CNT4b (clk,... OUT);
input clk, rst, SS, MODE;
input [3:0] MIN, MAX;
output reg [3:0] OUT;
  
```

```

always @(posedge clk)
begin
if (rst)
    OUT=MIN;
else
    if (SS==1'b1)
        if (MODE==1'b1 && OUT<MAX)
            OUT = OUT + 1'b1;
        else if (MODE==1'b0 && OUT>MIN)
            OUT = OUT - 1'b1;
        else OUT = OUT;
    else
        OUT = OUT;
end
  
```


```

endmodule
  
```

# Homework

- Design a circuit to control 8 LEDs
  - Light LEDs sequentially from (1) **left to right** then (2) turn 8 LEDs off sequentially from left to right (one-by-one).
  - The frequency is adjusted by two switches
  - The input clock is 50Mhz

- Left-to-right
- Right-to-left
- Center-to-2side
- 2side-to-center



# LED\_SANG\_DICH\_TSP (input clk, input reset, output reg [7:0] LED)

clk	state	LED[7]	LED[6]	LED[5]	LED[4]	LED[3]	LED[2]	LED[1]	LED[0]
posedge	1	1	0	0	0	0	0	0	0
posedge	2	0	1	0	0	0	0	0	0
posedge	3	0	0	1	0	0	0	0	0
posedge	4	0	0	0	1	0	0	0	0
posedge	5	0	0	0	0	1	0	0	0
posedge	6	0	0	0	0	0	1	0	0
posedge	7	0	0	0	0	0	0	1	0
posedge	8	0	0	0	0	0	0	0	1
posedge	9	0	0	0	0	0	0	0	0
posedge	1	1	0	0	0	0	0	0	0

(a) Sau đó tắt hết

(b) sau đó tắt hết và lặp lại

Verilog HDL Basics

```
module DICH8LED_TSP(clk, reset, LED8);  
input clk, reset;  
output reg [7:0] LED8;  
  
always @(posedge clk)  
    if(reset)  
        LED8 = 8'b1000_0000;  
    else  
        LED8 = LED8 >> 1;  
endmodule
```

```

module DICH8LED_TSP_REPEAT(clk, reset,
LED8);
input clk, reset;
output reg [7:0] LED8;
always @(posedge clk)
    if (reset)
        LED8 = 8'b1000_0000;
    else
        if (LED8 == 8'b0000_0000)
            LED8 = 8'b1000_0000;
        else LED8 = LED8 >> 1;
endmodule

```



# LED\_SANG\_DICH\_PST (input clk, input reset, output reg [7:0] LED)

clk	state	LED[7]	LED[6]	LED[5]	LED[4]	LED[3]	LED[2]	LED[1]	LED[0]
posedge	1	0	0	0	0	0	0	0	1
posedge	2	0	0	0	0	0	0	1	0
posedge	3	0	0	0	0	0	1	0	0
posedge	4	0	0	0	0	1	0	0	0
posedge	5	0	0	0	1	0	0	0	0
posedge	6	0	0	1	0	0	0	0	0
posedge	7	0	1	0	0	0	0	0	0
posedge	8	1	0	0	0	0	0	0	0
posedge	9	0	0	0	0	0	0	0	0
posedge	1	0	0	0	0	0	0	0	1

(a) Sau đó tắt hết

(b) sau đó tắt hết và lặp lại

Verilog HDL Basics

# LED\_SANG\_DICH\_TTR (input clk, input reset, output reg [7:0] LED)

clk	state	LED[7]	LED[6]	LED[5]	LED[4]	LED[3]	LED[2]	LED[1]	LED[0]
posedge	1	0	0	0	1	1	0	0	0
posedge	2	0	0	1	0	0	1	0	0
posedge	3	0	1	0	0	0	0	1	0
posedge	4	1	0	0	0	0	0	0	1
posedge	5	0	0	0	0	0	0	0	0
posedge	1	0	0	0	1	1	0	0	0

(a) Sau đó tắt hết

(b) sau đó tắt hết và lặp lại

Verilog HDL Basics

```
module DICH8LED_TTR(clk, reset, LED8);  
input clk, reset;  
output reg [7:0] LED8;  
  
always @(posedge clk)  
    if(reset)  
        LED8 = 8'b0001_1000;  
    else  
        LED8[7:4] = LED8[7:4] << 1;  
        LED8[3:0] = LED8[3:0] >> 1;  
endmodule
```

```
module DICH8LED_TTR_REPEAT(clk, reset, LED8);  
input clk, reset;  
output reg [7:0] LED8;  
always @(posedge clk)  
    if (reset)  
        LED8 = 8'b0001_1000;  
    else if (LED8==8'b0000_0000)  
        LED8 = 8'b0001_1000;  
    else  
        LED8[7:4] = LED8[7:4] << 1;  
        LED8[3:0] = LED8[3:0] >> 1;  
endmodule
```

Or

```
LED8 = {LED8[6:4],1'b0, 1'b0, LED8[3:1]};
```

# LED\_SANG\_DICH\_TNV (input clk, input reset, output reg [7:0] LED)

clk	state	LED[7]	LED[6]	LED[5]	LED[4]	LED[3]	LED[2]	LED[1]	LED[0]
posedge	1	1	0	0	0	0	0	0	1
posedge	2	0	1	0	0	0	0	1	0
posedge	3	0	0	1	0	0	1	0	0
posedge	4	0	0	0	1	1	0	0	0
posedge	5	0	0	0	0	0	0	0	0
posedge	1	0	0	0	0	0	0	0	0

(a) Sau đó tắt hết

(b) sau đó tắt hết và lặp lại

Verilog HDL Basics

# LED\_SANG\_DAN\_TSP (input clk, input reset, output reg [7:0] LED)

clk	state	LED[7]	LED[6]	LED[5]	LED[4]	LED[3]	LED[2]	LED[1]	LED[0]
posedge	1	1	0	0	0	0	0	0	0
posedge	2	1	1	0	0	0	0	0	0
posedge	3	1	1	1	0	0	0	0	0
posedge	4	1	1	1	1	0	0	0	0
posedge	5	1	1	1	1	1	0	0	0
posedge	6	1	1	1	1	1	1	0	0
posedge	7	1	1	1	1	1	1	1	0
posedge	8	1	1	1	1	1	1	1	1
posedge	9	0	0	0	0	0	0	0	0
posedge	1	1	0	0	0	0	0	0	0

(a) Sau đó tắt hết

(b) sau đó tắt hết và lặp lại

Verilog HDL Basics

```
module SANGDAN_8LED_TSP(clk, reset, LED8);  
input clk, reset;  
output reg [7:0] LED8;  
always @(posedge clk)  
    if(reset)  
        LED8 = 8'b1000_0000;  
    else if (LED8==8'hFF)  
        LED8 = 8'b0000_0000;  
    else if (LED8!=8'h00)  
        LED8 = LED8 >> 1; LED8[7] = 1'b1;  
        // LED8 = LED8 | LED8>>1;  
        // LED8 = 8'b10000000 + LED8>>1;  
endmodule
```

```

module SANGDAN_8LED_TSP_REPEAT(clk, reset,
LED8);
input clk, reset;
output reg [7:0] LED8;
always @(posedge clk)
    if(reset)
        LED8 = 8'b1000_0000;
    else if (LED8==8'hFF)
        LED8 = 8'b0000_0000;
    else
        LED8 = LED8 >> 1;
        LED8[7] = 1'b1;
endmodule

```



# LED\_SANG\_DAN\_PST (input clk, input reset, output reg [7:0] LED)

clk	state	LED[7]	LED[6]	LED[5]	LED[4]	LED[3]	LED[2]	LED[1]	LED[0]
posedge	1	0	0	0	0	0	0	0	1
posedge	2	0	0	0	0	0	0	1	1
posedge	3	0	0	0	0	0	1	1	1
posedge	4	0	0	0	0	1	1	1	1
posedge	5	0	0	0	1	1	1	1	1
posedge	6	0	0	1	1	1	1	1	1
posedge	7	0	1	1	1	1	1	1	1
posedge	8	1	1	1	1	1	1	1	1
posedge	9	0	0	0	0	0	0	0	0
posedge	1	0	0	0	0	0	0	0	1

(a) Sau đó tắt hết

(b) sau đó tắt hết và lặp lại

Verilog HDL Basics

# LED\_SANG\_DAN\_TTR (input clk, input reset, output reg [7:0] LED)

clk	state	LED[7]	LED[6]	LED[5]	LED[4]	LED[3]	LED[2]	LED[1]	LED[0]
posedge	1	0	0	0	1	1	0	0	0
posedge	2	0	0	1	1	1	1	0	0
posedge	3	0	1	1	1	1	1	1	0
posedge	4	1	1	1	1	1	1	1	1
posedge	5	0	0	0	0	0	0	0	0
posedge	1	0	0	0	1	1	0	0	0

(a) Sau đó tắt hết

(b) sau đó tắt hết và lặp lại

Verilog HDL Basics

# LED\_SANG\_DICH\_TSP\_PST (input clk, input reset, **input SS, input MODE**, output reg [7:0] LED)

clk	state	LED[7]	LED[6]	LED[5]	LED[4]	LED[3]	LED[2]	LED[1]	LED[0]
posedge	1	<b>1</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>
posedge	2	0	<b>1</b>	0	0	0	0	0	0
posedge	3	0	0	<b>1</b>	0	0	0	0	0
posedge	4	0	0	0	<b>1</b>	0	0	0	0
posedge	5	0	0	0	0	<b>1</b>	0	0	0
posedge	6	0	0	0	0	0	<b>1</b>	0	0
posedge	7	0	0	0	0	0	0	<b>1</b>	0
posedge	8	0	0	0	0	0	0	0	<b>1</b>
posedge	9	0	0	0	0	0	0	0	0
posedge	1	<b>1</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>

(b) sau đó tắt hết và lặp lại

**SS=0: dừng, SS=1: cho phép dịch**

**MODE=0: TSP, MODE=1: PST**

**LED\_SANG\_DICH\_TSP\_PST** (input clk, input reset, input SS, input  
MODE, output reg [7:0] LED)

always @ (posedge clk)

if (reset) out = 8'b0000\_0000;

else

    if (SS==1)

        if (MODE==0) //TSP

            if (out==8'b0000\_0000)

                out=8'b1000\_0000;

            else out=out>>1;

        else //MODE==1 //PST

            if (out==8'b0000\_0000)

                out=8'b0000\_0001;

            else out=out<<1;

    else out = out;

endmodule

**LED\_SANG\_DICH\_TTR\_TNV** (input clk, input reset, input SS, input  
MODE, output reg [7:0] LED)

always @ (posedge clk)

if (reset) out = 8'b0000\_0000;

else

if (SS==1)

if (MODE==0) %TTR

if (out==8'b0000\_0000)

out=8'b0001\_1000;

else out[7:4]=out[7:4]<< 1;  
out[3:0]=out[3:0]>> 1;

else //MODE==1 %TNV

if (out==8'b0000\_0000)

out=8'b1000\_0001;

else **begin** //~Xilinx  
out[7:4]=out[7:4]>> 1;  
out[3:0]=out[3:0]<<1;  
**end**

**LED\_SANG\_DAN\_TSP\_PST** (input clk, input reset, input SS, input MODE,  
output reg [7:0] LED)

always @ (posedge clk)

if (reset) out = 8'b0000\_0000;

else

    if (SS==1)

        if (MODE==0)     //TSP

            if (out==8'b1111\_1111)

                out=8'b0000\_0000;

            else if (out== 8'b0000\_0000)

                out= 8'b1000\_0000;

            else     out=out>>1 | 8'b1000\_0000;

        else //MODE==1     //PST

            if (out==8'b1111\_1111)

                out=8'b0000\_0000;

            else if (out== 8'b0000\_0000)

                out= 8'b0000\_0001;

            else     out=out<<1 | 8'b0000\_0001;

    else     out = out;

endmodule