## **Complementary Silicon Plastic Power Transistors**

Designed for use in general purpose amplifier and switching applications.

#### **Features**

• ESD Ratings: Machine Model, C; > 400 V

Human Body Model, 3B; > 8000 V

• Epoxy Meets UL 94 V-0 @ 0.125 in

• Pb-Free Packages are Available\*

#### **MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
Collector-Emitter Voltage TIP41, TIP42 TIP41A, TIP42A TIP41B, TIP42B TIP41C, TIP42C	V <sub>CEO</sub>	40 60 80 100	Vdc
Collector-Base Voltage TIP41, TIP42 TIP41A, TIP42A TIP41B, TIP42B TIP41C, TIP42C	V <sub>CB</sub>	40 60 80 100	Vdc
Emitter-Base Voltage	V <sub>EB</sub>	5.0	Vdc
Collector Current- Continuous Peak	I <sub>C</sub>	6.0 10	Adc
Base Current	Ι <sub>Β</sub>	2.0	Adc
Total Power Dissipation @ T <sub>C</sub> = 25°C Derate above 25°C	P <sub>D</sub>	65 0.52	W W/°C
Total Power Dissipation @ T <sub>A</sub> = 25°C Derate above 25°C	P <sub>D</sub>	2.0 0.016	W W/°C
Unclamped Inductive Load Energy (Note 1)	E	62.5	mJ
Operating and Storage Junction, Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	-65 to +150	°C

#### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	1.67	°C/W
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$	57	°C/W

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.


1.  $I_C = 2.5 \text{ A}$ , L = 20 mH, P.R.F. = 10 Hz,  $V_{CC} = 10 \text{ V}$ ,  $R_{BE} = 100 \Omega$ .



#### ON Semiconductor®

http://onsemi.com

# 6 AMPERE COMPLEMENTARY SILICON POWER TRANSISTORS 40-60-80-100 VOLTS, 65 WATTS



TIP4xx

MARKING DIAGRAM

TIP4xxG AYWW

CASE 221A STYLE 1

TO-220AB

xx = 1, 1A, 1B, 1C 2, 2A, 2B, 2C A = Assembly Location Y = Year

= Device Code

Y = Year WW = Work Week G = Pb-Free Package

#### ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 2 of this data sheet.

<sup>\*</sup>For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### **ELECTRICAL CHARACTERISTICS** ( $T_C = 25^{\circ}C$ unless otherwise noted)

Characteristic		Symbol	Min	Max	Unit
OFF CHARACTERISTICS			•	•	•
Collector-Emitter Sustaining Voltage (Note 2)	TIP41, TIP42	V <sub>CEO(sus)</sub>	40	_	Vdc
$(I_C = 30 \text{ mAdc}, I_B = 0)$	TIP41A, TIP42A	, ,	60	_	
	TIP41B, TIP42B		80	-	
	TIP41C, TIP42C		100	-	
Collector Cutoff Current		I <sub>CEO</sub>			mAdc
$(V_{CE} = 30 \text{ Vdc}, I_{B} = 0)$	TIP41, TIP41A, TIP42, TIP42A		_	0.7	
$(V_{CE} = 60 \text{ Vdc}, I_B = 0)$	TIP41B, TIP41C, TIP42B, TIP42C		_	0.7	
Collector Cutoff Current		I <sub>CES</sub>			μAdc
$(V_{CE} = 40 \text{ Vdc}, V_{EB} = 0)$	TIP41, TIP42		_	400	
$(V_{CE} = 60 \text{ Vdc}, V_{EB} = 0)$	TIP41A, TIP42A		-	400	
$(V_{CE} = 80 \text{ Vdc}, V_{EB} = 0)$	TIP41B, TIP42B		_	400	
$(V_{CE} = 100 \text{ Vdc}, V_{EB} = 0)$	TIP41C, TIP42C		-	400	
Emitter Cutoff Current ( $V_{BE} = 5.0 \text{ Vdc}$ , $I_{C} = 0$ )		I <sub>EBO</sub>	_	1.0	mAdc
ON CHARACTERISTICS (Note 2)					
DC Current Gain (I <sub>C</sub> = 0.3 Adc, V <sub>CE</sub> = 4.0 Vdc)		h <sub>FE</sub>	30	-	_
$(I_C = 3.0 \text{ Adc}, V_{CE} = 4.0 \text{ Vdc})$			15	75	
Collector–Emitter Saturation Voltage (I <sub>C</sub> = 6.0 Adc, I <sub>B</sub> = 600 mAdc)		V <sub>CE(sat)</sub>	_	1.5	Vdc
Base–Emitter On Voltage (I <sub>C</sub> = 6.0 Adc, V <sub>CE</sub> = 4.0 Vdc)		$V_{BE(on)}$	-	2.0	Vdc
DYNAMIC CHARACTERISTICS					
Current-Gain — Bandwidth Product (I <sub>C</sub> = 500 mAdc, V <sub>CE</sub> = 10 Vdc, f <sub>test</sub> = 1.0 MHz)		f <sub>T</sub>	3.0	-	MHz
Small–Signal Current Gain (I <sub>C</sub> = 0.5 Adc, V <sub>CE</sub> = 10 Vdc, f = 1.0 kHz)		h <sub>fe</sub>	20	_	_

<sup>2.</sup> Pulse Test: Pulse Width  $\leq 300 \,\mu\text{s}$ , Duty Cycle  $\leq 2.0\%$ .

#### **ORDERING INFORMATION**

Device	Package	Shipping
TIP41	TO-220	50 Units / Rail
TIP41G	TO-220 (Pb-Free)	50 Units / Rail
TIP41A	TO-220	50 Units / Rail
TIP41AG	TO-220 (Pb-Free)	50 Units / Rail
TIP41B	TO-220	50 Units / Rail
TIP41BG	TO-220 (Pb-Free)	50 Units / Rail
TIP41C	TO-220	50 Units / Rail
TIP41CG	TO-220 (Pb-Free)	50 Units / Rail
TIP42	TO-220	50 Units / Rail
TIP42G	TO-220 (Pb-Free)	50 Units / Rail
TIP42A	TO-220	50 Units / Rail
TIP42AG	TO-220 (Pb-Free)	50 Units / Rail
TIP42B	TO-220	50 Units / Rail
TIP42BG	TO-220 (Pb-Free)	50 Units / Rail
TIP42C	TO-220	50 Units / Rail
TIP42CG	TO-220 (Pb-Free)	50 Units / Rail





Figure 1. Power Derating



 $\rm R_B$  and  $\rm R_C$  varied to obtain desired current levels  $\rm D_1$  must be fast recovery type, e.g.:

 $D_1$  MUST BE FAST RECOVERY TYPE, e.g. 1N5825 USED ABOVE  $I_B \approx 100$  mA MSD6100 USED BELOW  $I_B \approx 100$  mA






Figure 3. Turn-On Time




Figure 4. Thermal Response




Figure 5. Active-Region Safe Operating Area

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C - V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on  $T_{J(pk)} = 150^{\circ} C$ ;  $T_C$  is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided  $T_{J(pk)} \le 150^{\circ} C$ .  $T_{J(pk)}$  may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.




Figure 6. Turn-Off Time




Figure 7. Capacitance




Figure 8. DC Current Gain




Figure 9. Collector Saturation Region





Figure 10. "On" Voltages



**Figure 11. Temperature Coefficients** 




Figure 12. Collector Cut-Off Region





Figure 13. Effects of Base-Emitter Resistance

#### PACKAGE DIMENSIONS

TO-220 CASE 221A-09 **ISSUE AA** 



- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ANSI
  - CONTROLLING DIMENSION: INCH.
- DIMENSION Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED.

	INCHES		MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.570	0.620	14.48	15.75
В	0.380	0.405	9.66	10.28
C	0.160	0.190	4.07	4.82
D	0.025	0.035	0.64	0.88
F	0.142	0.147	3.61	3.73
G	0.095	0.105	2.42	2.66
Н	0.110	0.155	2.80	3.93
J	0.018	0.025	0.46	0.64
K	0.500	0.562	12.70	14.27
L	0.045	0.060	1.15	1.52
N	0.190	0.210	4.83	5.33
Q	0.100	0.120	2.54	3.04
R	0.080	0.110	2.04	2.79
S	0.045	0.055	1.15	1.39
T	0.235	0.255	5.97	6.47
U	0.000	0.050	0.00	1.27
٧	0.045		1.15	
Z		0.080	-	2.04

PIN 1 BASE COLLECTOR 2.

**EMITTER** COLLECTOR

ON Semiconductor and un are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082-1312 USA Phone: 480-829-7710 or 800-344-3860 Toll Free USA/Canada Fax: 480-829-7709 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free

Japan: ON Semiconductor, Japan Customer Focus Center 2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051 Phone: 81-3-5773-3850

ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative