

## **24-bit 192kHz Stereo DAC with 2Vrms Ground Referenced Line Output**

### **DESCRIPTION**

The WM8523 is a stereo DAC with integral charge pump and software control interface. This provides 2Vrms line driver outputs using a single 3.3V power supply rail.

The device features ground-referenced outputs and the use of a DC servo to eliminate the need for line driving coupling capacitors and effectively eliminate power on pops and clicks.

The device is controlled and configured either via the I<sup>2</sup>C/SPI compliant serial control interface or a hardware control interface.

The device supports all common audio sampling rates between 8kHz and 192kHz using all common MCLK fs rates. Master and Slave modes are available and de-emphasis is also supported.

The WM8523 has a 3.3V tolerant digital interface, allowing logic up to 3.3V to be connected.

The device is available in a 20-lead TSSOP package.


### **FEATURES**

- High performance stereo DAC with ground referenced line driver
- Audio Performance
  - 106dB SNR ('A-weighted')
  - -89dB THD @ -1dBFS
- Digital Volume control ranging from -100dB to +12dB
- 120dB mute attenuation
- All common sample rates from 8kHz to 192kHz supported
- I<sup>2</sup>C/SPI compatible and hardware control modes
- Data formats: LJ, RJ, I<sup>2</sup>S, DSP
- De-emphasis supported
- Maximum 1mV DC offset on Line Outputs
- Pop/Click suppressed Power Up/Down Sequencer
- AVDD and LINEVDD +3.3V ±10% allowing single supply
- 20-lead TSSOP package
- Operating temperature range: -40°C to 85°C

### **APPLICATIONS**

- Consumer digital audio applications requiring 2Vrms output
  - Set Top Box
  - Digital TV
  - DVD Players
  - Games Consoles
  - A/V Receivers

### **BLOCK DIAGRAM**




---

## TABLE OF CONTENTS

<b>DESCRIPTION.....</b>	<b>1</b>
<b>FEATURES.....</b>	<b>1</b>
<b>APPLICATIONS.....</b>	<b>1</b>
<b>BLOCK DIAGRAM .....</b>	<b>1</b>
<b>TABLE OF CONTENTS.....</b>	<b>2</b>
<b>PIN CONFIGURATION .....</b>	<b>3</b>
<b>ORDERING INFORMATION.....</b>	<b>3</b>
<b>PIN DESCRIPTION .....</b>	<b>4</b>
<b>ABSOLUTE MAXIMUM RATINGS.....</b>	<b>5</b>
<b>RECOMMENDED OPERATING CONDITIONS.....</b>	<b>5</b>
<b>ELECTRICAL CHARACTERISTICS .....</b>	<b>6</b>
TERMINOLOGY .....	6
POWER CONSUMPTION MEASUREMENTS .....	7
<b>SIGNAL TIMING REQUIREMENTS .....</b>	<b>8</b>
SYSTEM CLOCK TIMING .....	8
AUDIO INTERFACE TIMING – MASTER MODE .....	9
AUDIO INTERFACE TIMING – SLAVE MODE .....	10
CONTROL INTERFACE TIMING – I <sup>2</sup> C MODE.....	11
CONTROL INTERFACE TIMING – SPI MODE.....	12
POWER ON RESET CIRCUIT .....	13
<b>DEVICE DESCRIPTION .....</b>	<b>15</b>
INTRODUCTION .....	15
SOFTWARE CONTROL INTERFACE.....	15
DIGITAL AUDIO INTERFACE .....	18
DIGITAL AUDIO INTERFACE CONTROL.....	21
DIGITAL AUDIO DATA SAMPLING RATES .....	23
DAC FEATURES .....	23
HARDWARE CONTROL INTERFACE.....	28
POWER DOMAINS .....	30
<b>REGISTER MAP.....</b>	<b>31</b>
REGISTER BITS BY ADDRESS .....	32
<b>DIGITAL FILTER CHARACTERISTICS .....</b>	<b>36</b>
TERMINOLOGY .....	36
DAC FILTER RESPONSES .....	37
DIGITAL DE-EMPHASIS CHARACTERISTICS .....	38
<b>APPLICATIONS INFORMATION .....</b>	<b>39</b>
RECOMMENDED EXTERNAL COMPONENTS .....	39
RECOMMENDED PCB LAYOUT .....	40
RECOMMENDED ANALOGUE LOW-PASS FILTER .....	41
RELEVANT APPLICATION NOTES.....	41
<b>PACKAGE DIMENSIONS.....</b>	<b>42</b>
<b>IMPORTANT NOTICE .....</b>	<b>43</b>
<b>REVISION HISTORY .....</b>	<b>44</b>

## PIN CONFIGURATION



20-lead TSSOP

## ORDERING INFORMATION

ORDER CODE	TEMPERATURE RANGE	PACKAGE	PEAK SOLDERING TEMPERATURE
WM8523GEDT	-40°C to +85°C	20-lead TSSOP (pb-free)	260°C
WM8523GEDT/R	-40°C to +85°C	20-lead TSSOP (pb-free, tape and reel)	260°C

Note:

Reel quantity = 2000

## PIN DESCRIPTION

PIN NO	NAME	TYPE	DESCRIPTION		
1	LINEVOUTL	Analogue Out	Left line output		
2	CPVOUTN	Analogue Out	Charge Pump negative rail decoupling pin		
3	CPCB	Analogue Out	Charge Pump fly back capacitor pin		
4	LINEGND	Supply	Charge Pump ground		
5	CPCA	Analogue Out	Charge Pump fly back capacitor pin		
6	LINEVDD	Supply	Charge Pump supply		
7	ZFLAG	Digital Out	Zero flag output		
8	DACDAT	Digital In	Digital audio interface data input		
9	LRCLK	Digital I/O	Digital audio interface left/right clock		
10	BCLK	Digital I/O	Digital audio interface bit clock		
11	MCLK	Digital In	Master clock		
			<b>I<sup>2</sup>C SOFTWARE MODE</b>	<b>SPI SOFTWARE MODE</b>	<b>HARDWARE MODE</b>
12	SDOUT/DEEMPH	Digital I/O	I <sup>2</sup> C address select bit[1]	Serial control interface data output pin	0 – No de-emphasis 1 – De-emphasis
13	SDA/AIFMODE0	Digital I/O Internal pull-down	Serial control interface data input pin	Serial control interface data input pin	<b>AIFMODE[1:0]</b> 00 – LJ 24 bits 01 – I2S 24 bits 10 – RJ 16 bits 11 – RJ 24 bits
14	SCLK/AIFMODE1	Digital I/O Internal pull-down	Serial control interface clock input pin	Serial control interface clock input pin	
15	CS/MUTE	Digital In	I <sup>2</sup> C address select bit[0]	Serial control interface chip select	0 – Mute enabled 1 – Mute disabled
16	CIFMODE	Digital In Tri-level	0 – I <sup>2</sup> C compatible mode select	1 – SPI compatible mode select	Z – Hardware mode
17	AGND	Supply	Analogue ground		
18	VMID	Analogue Out	Analogue midrail decoupling pin		
19	AVDD	Supply	Analogue supply		
20	LINEVOUTR	Analogue Out	Right line output		

**Note:** Tri-level pins which require the 'Z' state to be selected should be left floating (open)

## ABSOLUTE MAXIMUM RATINGS

Absolute Maximum Ratings are stress ratings only. Permanent damage to the device may be caused by continuously operating at or beyond these limits. Device functional operating limits and guaranteed performance specifications are given under Electrical Characteristics at the test conditions specified.



ESD Sensitive Device. This device is manufactured on a CMOS process. It is therefore generically susceptible to damage from excessive static voltages. Proper ESD precautions must be taken during handling and storage of this device.

CONDITION	MIN	MAX
AVDD, LINEVDD	-0.3V	+4.5V
Voltage range digital inputs	LINEGND -0.3V	LINEVDD +0.3V
Voltage range analogue inputs	AGND -0.3V	AVDD +0.3V
Temperature range, T <sub>A</sub>	-40°C	+125°C
Storage temperature after soldering	-65°C	+150°C

### Notes

1. Analogue grounds must always be within 0.3V of each other.
2. LINEVDD and AVDD must always be within 0.3V of each other.

## RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Analogue supply range	AVDD, LINEVDD		2.97	3.3	3.63	V
Ground	AGND, LINEGND			0		V

## ELECTRICAL CHARACTERISTICS

### Test Conditions

LINEVDD=AVDD=3.3V, LINEGND=AGND=0V,  $T_A=+25^\circ\text{C}$ , Slave Mode,  $\text{fs}=48\text{kHz}$ , MCLK=256fs, 24-bit data, unless otherwise stated.

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>Analogue Output Levels</b>						
Output Level		0dBFS	1.89	2.1	2.31	Vrms
Load Impedance			1			kΩ
Load Capacitance		No external RC filter			300	pF
		With filter shown in Figure 39.			1	μF
<b>DAC Performance</b>						
Signal to Noise Ratio	SNR	$R_L = 10\text{k}\Omega$ A-weighted	100	106		dB
		$R_L = 10\text{k}\Omega$ Un-weighted		104		dB
Dynamic Range	DNR	$R_L = 10\text{k}\Omega$ A-weighted		104		dB
Total Harmonic Distortion	THD	$R_L = 10\text{k}\Omega$ -1dBFS		-89		dB
		$R_L = 10\text{k}\Omega$ 0dBFS		-86		dB
AVDD + LINEVDD Power Supply Rejection Ratio	PSRR	100Hz		54		dB
		1kHz		54		dB
		20kHz		50		dB
Channel Separation		1kHz		100		dB
		20Hz to 20kHz		95		dB
System Absolute Phase				0		degrees
Channel Level Matching				0.1		dB
Mute Attenuation				-120		dB
DC Offset at LINEVOUTL and LINEVOUTR			-1	0	1	mV
<b>Digital Logic Levels</b>						
Input HIGH Level	$V_{IH}$		0.7× LINEVDD			V
Input LOW Level	$V_{IL}$				0.3× LINEVDD	V
Output HIGH Level	$V_{OH}$	$I_{OL} = 1\text{mA}$	0.9× LINEVDD			V
Output LOW Level	$V_{OL}$	$I_{OH} = -1\text{mA}$			0.1× LINEVDD	V
Input Capacitance				10		pF
Input Leakage			-0.9		0.9	μA

## TERMINOLOGY


1. Signal-to-Noise Ratio (dB) – SNR is a measure of the difference in level between the maximum theoretical full scale output signal and the output with no input signal applied.
2. Total Harmonic Distortion (dB) – THD is the level of the rms value of the sum of harmonic distortion products relative to the amplitude of the measured output signal.
3. All performance measurements carried out with 20kHz low pass filter, and where noted an A-weighted filter. Failure to use such a filter will result in higher THD and lower SNR readings than are found in the Electrical Characteristics. The low pass filter removes out of band noise; although it is not audible it may affect dynamic specification values.
4. Mute Attenuation – This is a measure of the difference in level between the full scale output signal and the output with mute applied.

## POWER CONSUMPTION MEASUREMENTS

Test Conditions LINEVDD=AVDD=3.3V, LINEGND=AGND=0V, TA=+25°C, Slave Mode, quiescent (no signal)				
	TEST CONDITIONS	IAVDD (mA)	ILINEVDD (mA)	TOTAL (mA)
Off	No clocks applied SYS_ENA[1:0]=00	0.8	1.1	1.9
<b>fs=48kHz, MCLK=256fs</b>				
Standby	SYS_ENA[1:0]=01	0.2	2.2	2.4
Playback	SYS_ENA[1:0]=11	4.8	6.0	10.8
<b>fs=96kHz, MCLK=256fs</b>				
Standby	SYS_ENA[1:0]=01	0.2	2.9	3.1
Playback	SYS_ENA[1:0]=11	5.5	8.5	14.0
<b>fs=192kHz, MCLK=128fs</b>				
Standby	SYS_ENA[1:0]=01	0.2	2.9	3.1
Playback	SYS_ENA[1:0]=11	5.5	8.5	14.0

## SIGNAL TIMING REQUIREMENTS

### SYSTEM CLOCK TIMING




**Figure 1 System Clock Timing Requirements**

#### Test Conditions

LINEVDD=AVDD=2.97~3.63V, LINEGND=AGND=0V,  $T_A=+25^\circ\text{C}$

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT
<b>Master Clock Timing Information</b>					
MCLK cycle time	$t_{MCLKY}$	27		500	ns
MCLK high time	$t_{MCLKH}$	11			ns
MCLK low time	$t_{MCLKL}$	11			ns
MCLK duty cycle ( $t_{MCLKH}/t_{MCLKL}$ )		40:60		60:40	%

**AUDIO INTERFACE TIMING – MASTER MODE**



**Figure 2** Master Mode Digital Audio Data Timing

**Test Conditions**

LINEVDD=AVDD=2.97~3.63, LINEGND=AGND=0V,  $T_A=+25^\circ\text{C}$ , Master Mode

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT
<b>Audio Data Input Timing Information</b>					
LRCLK propagation delay from BCLK falling edge	$t_{DL}$	4		16	ns
DACDAT setup time to BCLK rising edge	$t_{DST}$	22			ns
DACDAT hold time to BCLK falling edge	$t_{DHT}$	25			ns

**Table 1** Master Mode Audio Interface Timing

**AUDIO INTERFACE TIMING – SLAVE MODE**

**Figure 3 Digital Audio Data Timing – Slave Mode**
**Test Conditions**

 LINEVDD=AVDD=2.97~3.63V, LINEGND=AGND=0V,  $T_A=+25^\circ\text{C}$ , Slave Mode


PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT
<b>Audio Data Input Timing Information</b>					
BCLK cycle time	$t_{BCY}$	27			ns
BCLK pulse width high	$t_{BCH}$	11			ns
BCLK pulse width low	$t_{BCL}$	11			ns
LRCLK set-up time to BCLK rising edge	$t_{LRSU}$	7			ns
LRCLK hold time from BCLK rising edge	$t_{LRH}$	5			ns
DACDAT hold time from LRCLK rising edge	$t_{DH}$	5			ns
DACDAT set-up time to BCLK rising edge	$t_{DS}$	7			ns

**Table 2 Slave Mode Audio Interface Timing**
**Note:**

BCLK period should always be greater than or equal to MCLK period.

## CONTROL INTERFACE TIMING – I<sup>2</sup>C MODE

I<sup>2</sup>C mode is selected by driving the CIFMODE pin low.



**Figure 4** Control Interface Timing – I<sup>2</sup>C Control Mode

### Test Conditions

LINEVDD=AVDD=2.97~3.63V, LINEGND=AGND=0V, T<sub>A</sub>=+25°C

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT
<b>Program Register Input Information</b>					
SCLK Frequency				400	kHz
SCLK Low Pulse-Width	$t_1$	100			ns
SCLK High Pulse-Width	$t_2$	100			ns
Hold Time (Start Condition)	$t_3$	600			ns
Setup Time (Start Condition)	$t_4$	600			ns
Data Setup Time	$t_5$	100			ns
SDA, SCLK Rise Time	$t_6$			300	ns
SDA, SCLK Fall Time	$t_7$			300	ns
Setup Time (Stop Condition)	$t_8$	600			ns
Data Hold Time	$t_9$			900	ns
Pulse width of spikes that will be suppressed		2		8	ns

**Table 3** Control Interface Timing – I<sup>2</sup>C Control Mode

## CONTROL INTERFACE TIMING – SPI MODE

SPI mode is selected by connecting the CIFMODE pin high.




Figure 5 Control Interface Timing – SPI Control Mode (Read Cycle)


### Test Conditions

LINEVDD=AVDD=2.97~3.63V, LINEGND=AGND=0V,  $T_A=+25^\circ\text{C}$

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT
<b>Program Register Input Information</b>					
SCLK rising edge to CSB falling edge	$t_{CSU}$	40			ns
SCLK falling edge to CSB rising edge	$t_{CHO}$	40			ns
SCLK pulse cycle time	$t_{SCY}$	160			ns
SCLK pulse width low	$t_{SCL}$	64			ns
SCLK pulse width high	$t_{SCH}$	64			ns
SDA to SCLK set-up time	$t_{DSU}$	20			ns
SDA to SCLK hold time	$t_{DHO}$	40			ns
SDOUT propagation delay from SCLK falling edge	$t_{DL}$			5	ns
Pulse width of spikes that will be suppressed	$t_{ps}$	2		8	ns


Table 4 Control Interface Timing –SPI Control Mode

## POWER ON RESET CIRCUIT



**Figure 6 Internal Power on Reset Circuit Schematic**

The WM8523 includes an internal Power-On-Reset circuit, as shown in Figure 6, which is used to reset the DAC digital logic into a default state after power up. The POR circuit is powered by AVDD and has as its inputs VMID and LINEVDD. It asserts POR low if VMID or LINEVDD are below a minimum threshold.



**Figure 7 Typical Power Timing Requirements**

Figure 7 shows a typical power-up sequence where LINEVDD comes up with AVDD. When AVDD goes above the minimum threshold,  $V_{pora}$ , there is enough voltage for the circuit to guarantee POR is asserted low and the chip is held in reset. In this condition, all writes to the control interface are ignored. After VMID rises to  $V_{porb\_hi}$  and AVDD rises to  $V_{pora\_hi}$ , POR is released high and all registers are in their default state and writes to the control interface may take place.

On power down, PORB is asserted low whenever LINEVDD or AVDD drop below the minimum threshold  $V_{pora\_low}$ .

**Test Conditions**

LINEVDD = AVDD = 3.3V AGND = LINEGND = 0V, TA = +25°C

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>Power Supply Input Timing Information</b>						
VDD level to POR defined (LINEVDD/AVDD rising)	V <sub>pora</sub>	Measured from LINEGND		158		mV
VDD level to POR rising edge (VMID rising)	V <sub>por_d_hi</sub>	Measured from LINEGND	0.63	0.8	1	V
VDD level to POR rising edge (LINEVDD/AVDD rising)	V <sub>pora_hi</sub>	Measured from LINEGND	1.44	1.8	2.18	V
VDD level to POR falling edge (LINEVDD/AVDD falling)	V <sub>pora_lo</sub>	Measured from LINEGND	0.96	1.46	1.97	V

**Table 5 Power on Reset**
**Note:** All values are simulated results

## DEVICE DESCRIPTION

### INTRODUCTION

The WM8523 provides high fidelity,  $2V_{rms}$  ground referenced stereo line output from a single supply line with minimal external components. The integrated DC servo eliminates the requirement for external mute circuitry by minimising DC transients at the output during power up/down. The device is well-suited to both stereo and multi-channel systems.

The device supports all common audio sampling rates between 8kHz and 192kHz using common MCLK fs rates. Master and slave modes are available.

The WM8523 supports both hardware and software control modes.

In hardware control mode, the digital audio interface format is switchable between 16 to 24bits LJ, RJ and I<sup>2</sup>S. Mute and de-emphasis control pins are also available.

In software control modes the digital audio interface is highly programmable, with four control interface addresses to allow multiple WM8523 devices to be configured independently.

### SOFTWARE CONTROL INTERFACE

Software Control Mode is selected by logic 1 or 0 on the CIFMODE pin. The logic level is referenced to the LINEVDD power domain. When software mode is selected, the associated multi-function control pins are defined as described in Table 6.

PIN NAME	PIN NUMBER	DESCRIPTION
SDOUT	12	I <sup>2</sup> C Mode - Device Address[1] SPI Mode - Serial Data Output
SDA	13	Serial Data Input
SCLK	14	Serial Data Clock
CS	15	I <sup>2</sup> C Mode - Device Address[0] SPI Mode - Chip Select
CIFMODE	16	Control Interface Mode 0 = I <sup>2</sup> C Mode 1 = SPI Mode Z = Hardware Mode

Table 6 Software Control Pin Configuration

In software control mode, the WM8523 is controlled by writing to its control registers. Readback is available for all registers, including device ID and power management status bits. The control interface can operate as an I<sup>2</sup>C or SPI control interface: register read-back is provided on the bi-directional pin SDA in I<sup>2</sup>C mode, and on the SDOUT pin in SPI mode. The WM8523 software control interface is supplied by the LINEVDD power domain.

The available software control interface modes are summarised as follows:

- I<sup>2</sup>C mode uses pins SCLK and SDA.
- SPI mode uses pins CS, SCLK and SDA and SDOUT.

I<sup>2</sup>C mode is selected by setting the CIFMODE pin to logic 0. When CIFMODE is set to logic 1, SPI mode is selected.

### I<sup>2</sup>C CONTROL MODE

In I<sup>2</sup>C mode, the WM8523 is a slave device on the control interface; SCLK is a clock input, while SDA is a bi-directional data pin. To allow arbitration of multiple slaves (and/or multiple masters) on the same interface, the WM8523 transmits logic 1 by tri-stating the SDA pin, rather than pulling it high. An external pull-up resistor is required to pull the SDA line high so that the logic 1 can be recognised by the master.

In order to allow many devices to share a single I<sup>2</sup>C control bus, every device on the bus has a unique 7-bit device address (this is not the same as the 8-bit address of each register in the WM8523). The device address is determined by the logic level on the SDOOUT and CS pins as shown in Table 7. The LSB of the device address is the R/W bit; this bit is set to logic 1 for "Read" and logic 0 for "Write".

SDOUT ADDR1	CS ADDR0	DEVICE ADDRESS
0	0	0011 0100 (34h)
0	1	0011 0110 (36h)
1	0	0011 1100 (3Ch)
1	1	0011 1110 (3Eh)

Table 7 Control Interface Device Address Selection

The WM8523 operates as an I<sup>2</sup>C slave device only. The controller indicates the start of data transfer with a high to low transition on SDA while SCLK remains high. This indicates that a device address, register address and data will follow. All devices on the I<sup>2</sup>C bus respond to the start condition and shift in the next eight bits on SDA (7-bit device address + Read/Write bit, MSB first). If the device address received matches the device address of the WM8523, then the WM8523 responds by pulling SDA low on the next clock pulse (ACK). If the device address is not recognised or the R/W bit is '1' when operating in write only mode, the WM8523 returns to the idle condition and waits for a new start condition and valid address.

If the device address matches the device address of the WM8523, the data transfer continues as described below. The controller indicates the end of data transfer with a low to high transition on SDA while SCLK remains high. After receiving a complete address and data sequence the WM8523 returns to the idle state and waits for another start condition. If a start or stop condition is detected out of sequence at any point during data transfer (i.e. SDA changes while SCLK is high), the device returns to the idle condition.

The WM8523 supports the following read and write operations:

- Single write
- Single read

The sequence of signals associated with a single register write operation is illustrated in Figure 8.




Figure 8 Control Interface I<sup>2</sup>C Register Write

The sequence of signals associated with a single register read operation is illustrated in Figure 9.






Figure 9 Control Interface I<sup>2</sup>C Register Read



**Figure 10 Single Register Write to Specified Address**



**Figure 11 Single Register Read from Specified Address**


### SPI CONTROL MODE

The WM8523 can also be controlled by writing to registers through a SPI control interface. A control word consists of 24 bits. The first bit is the read/write bit (R/W), which is followed by 7 address bits (A6 to A0) that determine which control register is accessed. The remaining 16 bits (B15 to B0) are data bits, corresponding to the 16 bits in each control register.

Volume update registers R06h and R07h are unavailable in SPI control mode. To use volume update in software control mode, I<sup>2</sup>C mode must be used.

In SPI mode, every rising edge of SCLK clocks in one data bit from the SDA pin. A rising edge on CS latches in a complete control word consisting of the last 24 bits.

The SPI mode write operation protocol is illustrated in Figure 12.




**Figure 12 SPI Control Interface – write operation**

In Write operations (R/W=0), all SDA bits are driven by the controlling device.

In Read operations (R/W=1), the SDA pin is ignored following receipt of the valid register address. The data bits are output by the WM8523 on the SDOUT pin.

The SPI mode read operation protocol is illustrated in Figure 13.



**Figure 13 SPI Control Interface – read operation**

## REGISTER RESET

Any write to register R0 (00h) will reset the WM8523. All register bits are reset to their default values.

## DEVICE ID AND REVISION

Reading from register R0 (00h) returns the device ID. Reading from register R1 returns the device revision number.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R0 DEVICE_ID 00h	15:0	DEVICE_ID [15:0]	10000101 00100011	<b>Device ID</b> A read of this register will return the device ID, 0x8523.
R1 REVISION 01h	2:0	CHIP_REV [2:0]	N/A	<b>Device Revision</b> A read of this register will return the device revision number. This number is sequentially incremented if the device design is updated.

Table 8 Device ID and Revision Number

## DIGITAL AUDIO INTERFACE

The digital audio interface is used for inputting audio data to the WM8523. The digital audio interface uses three pins:

- DACDAT: DAC data input
- LRCLK: Left/Right data alignment clock
- BCLK: Bit clock, for synchronisation

In software control mode, all interface data formats and modes of operation can be selected. In hardware control mode, only a subset of formats and modes are supported – see the Hardware Interface Control section on page 28 for details.

## MASTER AND SLAVE MODE OPERATION

The WM8523 digital audio interface can operate as a master or as a slave as shown in Figure 14 and Figure 15.




Figure 14 Slave Mode

Figure 15 Master Mode

## INTERFACE FORMATS


The WM8523 supports five different audio data formats:

- Left justified
- Right justified
- I<sup>2</sup>S
- DSP Mode A
- DSP Mode B

PCM operation is supported using the DSP mode. All seven of these modes are MSB first. They are described in Audio Data Formats on page 19. Refer to the “Electrical Characteristics” section for timing information. Refer to Table 10 for interface control format register settings.


## AUDIO DATA FORMATS

In Right Justified mode, the LSB is available on the last rising edge of BCLK before a LRCLK transition. All other bits are transmitted before (MSB first). Depending on word length, BCLK frequency and sample rate, there may be unused BCLK cycles after each LRCLK transition.




**Figure 16 Right Justified Audio Interface (assuming n-bit word length)**

In Left Justified mode, the MSB is available on the first rising edge of BCLK following a LRCLK transition. The other bits up to the LSB are then transmitted in order. Depending on word length, BCLK frequency and sample rate, there may be unused BCLK cycles before each LRCLK transition.



**Figure 17 Left Justified Audio Interface (assuming n-bit word length)**


In I<sup>2</sup>S mode, the MSB is available on the second rising edge of BCLK following a LRCLK transition. The other bits up to the LSB are then transmitted in order. Depending on word length, BCLK frequency and sample rate, there may be unused BCLK cycles between the LSB of one sample and the MSB of the next.




**Figure 18 I<sup>2</sup>S Justified Audio Interface (assuming n-bit word length)**

In DSP mode, the left channel MSB is available on either the 1<sup>st</sup> (mode B) or 2<sup>nd</sup> (mode A) rising edge of BCLK (selectable by AIF\_LRCLK\_INV) following a rising edge of LRCLK. Right channel data immediately follows left channel data. Depending on word length, BCLK frequency and sample rate, there may be unused BCLK cycles between the LSB of the right channel data and the next sample.


In device master mode, the LRCLK output will resemble the frame pulse shown in Figure 19 and Figure 20. In device slave mode, Figure 21 and Figure 22, it is possible to use any length of frame pulse less than 1/fs, providing the falling edge of the frame pulse occurs greater than one BCLK period before the rising edge of the next frame pulse.




**Figure 19 DSP Mode Audio Interface (mode A, AIF\_LRCLK\_INV=0, Master)**



**Figure 20 DSP Mode Audio Interface (mode B, AIF\_LRCLK\_INV=1, Master)**



**Figure 21 DSP Mode Audio Interface (mode A, AIF\_LRCLK\_INV=0, Slave)**



**Figure 22 DSP Mode Audio Interface (mode B, AIF\_LRCLK\_INV=1, Slave)**

## DIGITAL AUDIO INTERFACE CONTROL

The control of the audio interface in software mode is achieved by register write. Dynamically changing the audio data format may cause erroneous operation and is not recommended.

Digital audio data is transferred to the WM8523 via the digital audio interface. The DAC operates in master or slave mode.

The DAC audio interface requires left/right frame clock (LRCLK) and bit clock (BCLK). These can be supplied externally (slave mode) or they can be generated internally (master mode). Selection of master and slave mode is achieved by setting AIF\_MSTR bit in Register 3.

The frequency of LRCLK in master mode is dependent upon the DAC master clock frequency and the AIF\_SR[2:0] bits. The frequency of BCLK in master mode can be selected by AIF\_BCLKDIV[2:0]. In slave mode, the MCLK to LRCLK ratio can be auto-detected or set manually using the AIF\_SR[2:0] bits.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R3 AIF_CTRL1 03h	7	AIF_MSTR	0	<b>Master/Slave Select</b> 0 = Slave 1 = Master
R4 AIF_CTRL2 04h	2:0	AIF_SR[2:0]	000	<b>MCLK:LRCLK Ratio</b> 000 = Auto detect 001 = 128fs 010 = 192fs 011 = 256fs 100 = 384fs 101 = 512fs 110 = 768fs 111 = 1152fs
	5:3	AIF_BCLKD IV[2:0]	000	<b>BCLK Divider Control (Master Mode)</b> 000 = MCLK/4 001 = MCLK/8 010 = 32fs 011 = 64fs 100 = 128fs 101 - 111 reserved

**Table 9 DAC Clocking Mode Control**

Interface timing is such that the input data and left/right clock are sampled on the rising edge of BCLK. By setting the appropriate BCLK and LRCLK polarity bits, the WM8523 DAC can sample data on the opposite clock edges.

The control of audio interface formats and clock polarities is summarised in Table 10.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R3 AIF_CTRL1 03h	1:0	AIF_FMT	10	<b>Audio Data Interface Format</b> 00 = Right justified 01 = Left justified 10 = I2S format 11 = DSP mode
	2	Reserved	0	Reserved
	4:3	AIF_WL	10	<b>Audio Data Word Length</b> 00 = 16 bits 01 = 20 bits 10 = 24 bits 11 = 32 bits
	5	AIF_BCLK_ INV	0	<b>BCLK Inversion Control</b> Slave mode: 0 = use rising edge 1 = use falling edge Master mode: 0 = BCLK normal 1 = BCLK inverted
	6	AIF_LRCLK_ INV	0	<b>LRCLK Inversion Control</b> 0 = normal polarity 1 = inverted polarity When AIF_FMT[2:0]=011 (DSP Mode): 0 = mode A (2nd clock) 1 = mode B (1st clock)

**Table 10 Audio Interface Control**

## DIGITAL AUDIO DATA SAMPLING RATES

The external master clock is applied directly to the MCLK input pin. In a system where there are a number of possible sources for the reference clock, it is recommended that the clock source with the lowest jitter be used for the master clock to optimise the performance of the WM8523.

In slave mode the WM8523 has a detection circuit that automatically determines the relationship between the master clock frequency (MCLK) and the sampling rate (LRCLK), to within  $\pm 32$  system clock periods. The MCLK must be synchronised with the LRCLK, although the device is tolerant of phase variations or jitter on the MCLK.

If the device is configured in slave mode using auto-detect or in hardware mode, and during sample rate change the ratio between MCLK and LRCLK varies more than once within 1026 LRCLK periods, then it is recommended that the device be taken into the standby state or the off state before the sample rate change and held in standby until the sample rate change is complete. This will ensure correct operation of the detection circuit on the return to the enabled state. For details on the standby state, please refer to the Software Control Interface (software mode, page 15) and Power Up and Down Control In Hardware Mode section of the datasheet (hardware mode, on page 29).

The DAC supports MCLK to LRCLK ratios of 128fs to 1152fs and sampling rates of 8kHz to 192kHz, provided the internal signal processing of the DAC is programmed to operate at the correct rate.

Table 11 shows typical master clock frequencies and sampling rates supported by the WM8523 DAC.

SAMPLING RATE LRCLK	MASTER CLOCK FREQUENCY (MHz)						
	128fs	192fs	256fs	384fs	512fs	768fs	1152fs
<b>8kHz</b>	Unavailable	Unavailable	2.048	3.072	4.096	6.144	9.216
<b>32kHz</b>	Unavailable	Unavailable	8.192	12.288	16.384	24.576	36.864
<b>44.1kHz</b>	Unavailable	Unavailable	11.2896	16.9344	22.5792	33.8688	Unavailable
<b>48kHz</b>	Unavailable	Unavailable	12.288	18.432	24.576	36.864	Unavailable
<b>88.2kHz</b>	11.2896	16.9344	22.5792	33.8688	Unavailable	Unavailable	Unavailable
<b>96kHz</b>	12.288	18.432	24.576	36.864	Unavailable	Unavailable	Unavailable
<b>176.4kHz</b>	22.5792	33.8688	Unavailable	Unavailable	Unavailable	Unavailable	Unavailable
<b>192kHz</b>	24.576	36.864	Unavailable	Unavailable	Unavailable	Unavailable	Unavailable

Table 11 MCLK Frequencies and Audio Sample Rates

## DAC FEATURES

### SYSTEM ENABLE

The WM8523 includes a number of enable and disable mechanisms to allow the device to be powered on and off in a pop-free manner. The SYS\_ENA[1:0] control bits enable the DAC and analogue paths.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R2 PSCTRL1 02h	1:0	SYS_ENA[1:0]	00	<b>System Power Control</b> 00 = Off 01 = Power down 10 = Power up and mute 11 = Power up and unmute

Table 12 System Enable Control

**Note:** MCLK must be present at all times when using the SYS\_ENA[1:0] bits. If MCLK is stopped at any point the device will power down to the 'off' state, but all register settings will remain. Restarting MCLK will start the device internal power sequence and the device will return to the power state set by the SYS\_ENA[1:0] bits.


The power up and power down sequences are summarised in Figure 23. There is no requirement to manually cycle the device through the sequence via register writes, as the device will always automatically step through each stage in the sequence.

### Power Up

When  $SYS\_ENA[1:0]=00$ , the internal clocks are stopped and all analogue and digital blocks are disabled for maximum power saving. The device starts up in this state in software mode. Setting  $SYS\_ENA[1:0]=01$  enables the internal charge pump and required control circuitry, but the signal path remains powered down. When  $SYS\_ENA[1:0]=10$  all blocks are powered up sequentially and full system configuration is achieved. Once this is complete, the device is ready to pass audio but is muted. Setting  $SYS\_ENA[1:0]=11$  releases the mute and audio playback begins.

### Power Down

When  $SYS\_ENA[1:0]=11$  the device is powered up and passing audio. Changing  $SYS\_ENA[1:0]=10$  applies a digital softmute to the output. Setting  $SYS\_ENA[1:0]=01$  sequentially powers down all circuit blocks but leaves the charge pump and required control circuitry enabled. This can be considered the low-power standby state. Finally, setting  $SYS\_ENA[1:0]=00$  will disable all circuit blocks including the charge pump, and full system initialisation will be required to restart the device.



**Figure 23 SYS\_ENA[1:0] Power Up and Down Sequences**

### DIGITAL VOLUME CONTROL

The WM8523 DAC includes digital volume control, allowing the digital gain to be adjusted between  $-100\text{dB}$  and  $+12\text{dB}$  in  $0.25\text{dB}$  steps. Volume update bits allow the user to write both left and right channel volume changes before the volume is updated. Digital volume control is only available in I<sup>2</sup>C mode.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R6 DAC_GAINL 06h	8:0	DACL _VOL[8:0]	110001000	<b>DAC Digital Volume</b> 0 0000 0000 = $-100\text{dB}$ 0 0000 0001 = $-99.75\text{dB}$ 0 0000 0010 = $-99.5\text{dB}$ ... $0.25\text{dB}$ steps 1 1001 0000 = $0\text{dB}$
R7 DAC_GAINR 07h	8:0	DACR _VOL[8:0]		... $0.25\text{dB}$ steps 1 1011 1110 = $+11.75\text{dB}$ 1 11XX XXXX = $+12\text{dB}$

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R6 DAC_GAINL 06h	9	DACL_VU	0	<b>DAC Digital Volume Update</b> 0 = Latch DAC volume setting into Register Map but do not update volume 1 = Latch DAC volume setting into Register Map and update left and right channels simultaneously
R7 DAC_GAINR 07h	9	DACR_VU	0	

**Table 13 DAC Digital Volume Control**


### VOLUME CHANGE MODES

Volume can be adjusted by step change (either using zero cross or not) or by soft ramp. The volume change mode is controlled by the DAC\_VOL\_DOWN\_RAMP and DAC\_VOL\_UP\_RAMP bits in R5:

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R5 DAC_CTRL3 05h	0	DAC_VOL_DOWN_RAMP	1	<b>DAC Digital Volume Decrease Control</b> 0 = apply volume decreases instantly (step) 1 = ramp volume decreases
	1	DAC_VOL_UP_RAMP	0	<b>DAC Digital Volume Increase Control</b> 0 = apply volume increases instantly (step) 1 = ramp volume increases

**Table 14 Volume Ramp Control**

Figure 24 illustrates the effect of the volume ramp:



**Figure 24 Volume Ramp Functionality**

### Ramp Volume Changes

If ramp volume changes are selected, the ramp rate is dependent upon the sampling rate. The ramp rates for common audio sample rates are shown in Table 15.

SAMPLE RATE FOR DAC (kHz)	GAIN RAMP RATE (ms/dB)
8	1
32	0.25
44.1	0.18
48	0.17
88.2	0.1
96	0.08
176.4	0.05
192	0.04

Table 15 Volume Ramp Rate

For example, when using a sample rate of 48kHz, the time taken for a volume change from an initial setting of 0dB to -20dB is calculated as follows:

$$\text{Volume Change (dB)} \times \text{Volume Ramp Rate (ms/dB)} = 20 \times 0.17 = 3.4\text{ms}$$

Zero cross is not used when ramping. The volume level in the DAC is set by the user in 0.25dB increments, but during the volume ramp increments of 0.125dB are actually used. This step size is inaudible and means there is no requirement to wait until a zero crossing occurs. Another benefit of not using zero cross when ramping is that predictable ramp times are produced – there is no signal dependency on the ramp time.

### Step Volume Changes and Zero Cross

The step volume control includes optional zero cross functionality. When zero cross is enabled, by setting `DAC_ZCEN=1`, volume changes are not applied until the signal crosses zero so no discontinuity is seen in the output signal. Zero cross helps to prevent pop and click noise when changing volume settings and is therefore recommended if using step volume changes.

The zero cross function includes a timeout which forces volume changes if a zero cross event does not occur. The timeout period is 14400 samples, equivalent to 300ms at 48kHz sample rate.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R5 DAC_CTRL3 05h	4	DAC_ZCEN	0	<b>Zero Cross Enable</b> 0 = Do not use zero cross 1 = Use zero cross

Table 16 Zero Cross Control

Table 17 gives a summary of the volume mode settings and their effect.

DAC_VOL_UP_RAMP	DAC_VOL_DOWN_RAMP	DAC_ZCEN	VOLUME CHANGE UP	VOLUME CHANGE DOWN
0	0	0	Step, no zero cross	Step, no zero cross
0	1	0	Step, no zero cross	Ramp
1	0	0	Ramp	Step, no zero cross
1	1	0	Ramp	Ramp
0	0	1	Step, use zero cross	Step, use zero cross
0	1	1	Step, use zero cross	Ramp
1	0	1	Ramp	Step, use zero cross
1	1	1	Ramp	Ramp

Table 17 Volume Change Summary

## MUTE

A digital mute can be applied to left and right channels independently.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R5 DAC_CTRL3 05h	2	DACL_ MUTE	0	<b>Left DAC Mute</b> 0 = Normal operation 1 = Mute
R5 DAC_CTRL3 05h	3	DACR_ MUTE	0	<b>Right DAC Mute</b> 0 = Normal operation 1 = Mute

**Table 18 DAC Mute Control**

The DAC mute function in software mode is controlled by the register settings DAC\_VOL\_UP\_RAMP, DAC\_VOL\_DOWN\_RAMP and DAC\_ZCEN as described in Table 17.

## DIGITAL MONOMIX CONTROL

The DAC can be set to output a range of mono and stereo options using DAC\_OP\_MUX[1:0].

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R4 AIF_CTRL2 04h	7:6	DAC_OP_ MUX[1:0]	00	<b>DAC Digital Monomix</b> 00 = Stereo (Normal Operation) 01 = Mono (Left data to DACR) 10 = Mono (Right data to DACL) 11 = Digital Monomix, (L+R)/2

**Table 19 Digital Monomix Control**

## DE-EMPHASIS

A digital de-emphasis filter may be applied to the DAC output when the sampling frequency is 44.1kHz. Operation at 48kHz and 32kHz is also possible, but with an increase in the error from the ideal response. Details of the de-emphasis filter characteristic for 32kHz, 44.1kHz and 48kHz can be seen in Figure 31 to Figure 36.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R3 AIF_CTRL1 03h	6	DAC _DEEMP	0	<b>DAC De-emphasis</b> 0 = No de-emphasis 1 = Apply de-emphasis

**Table 20 De-emphasis Control**

## ZERO DETECT

The infinite zero detect allows the user to select the number of zero samples received before the ZFLAG pin is asserted high, as described in Table 21.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R8 ZERO_DETECT 08h	0	ZD_ COUNT	0	<b>Zero Detect Count Control</b> 0 = 1024 1 = 2048

**Table 21 Zero Detect Control**

## HARDWARE CONTROL INTERFACE

The WM8523 can be controlled in hardware mode or in software modes. In hardware mode, the device is configured according to logic levels applied to hardware pins.

Hardware control mode is selected by leaving CIFMODE pin open-circuit (high-impedance). When hardware mode is selected, the associated multi-function control pins are defined as described in Table 22.

PIN NAME PIN NAME	PIN NUMBER		DESCRIPTION
	TSSOP	QFN	
ZFLAG	7	24	<b>Zero Flag Output</b> 0 = Normal operation 1 = Infinite zero detect is triggered or mute is applied
DEEMPH	12	5	<b>De-emphasis Filter Select</b> 0 = Filter disabled 1 = Filter enabled
AIFMODE0	13	6	<b>AIFMODE1</b> <b>AIFMODE0</b> <b>FORMAT</b> 0                0                24-bit Left Justified 0                1                24-bit I <sup>2</sup> S 1                0                16-bit Right Justified 1                1                24-bit Right Justified
AIFMODE1	14	7	
MUTE	15	8	<b>Mute Control</b> 0 = Mute 1 = Normal operation
CIFMODE	16	9	<b>Control Interface Mode</b> 0 = I <sup>2</sup> C Mode 1 = SPI Mode Z = Hardware Mode

Table 22 Hardware Control Pin Configuration

### DE-EMPHASIS

A digital de-emphasis filter may be applied to the DAC output when the sampling frequency is 44.1kHz. Operation at 48kHz and 32kHz is also possible, but with an increase in the error from the ideal response. Details of the de-emphasis filter characteristic for 32kHz, 44.1kHz and 48kHz can be seen in Figure 31 to Figure 36.

### MUTE

In hardware mode, the MUTE pin controls the DAC mute to both left and right channels. When the mute is asserted a softmute is applied to ramp the signal down, with the ramp rate related to the sample rate as defined in Table 15 on page 26. Once mute is achieved, the ZFLAG is asserted. When the mute is de-asserted the signal returns to full scale in one step and the ZFLAG is de-asserted.

### ZERO DETECT

The zero detect function in hardware mode will assert the ZFLAG pin high when 1024 zero count samples are input to the digital audio interface. Additionally, the ZFLAG is asserted when the device is muted using the MUTE pin and also until the device comes out of reset.

### POWER UP AND DOWN CONTROL IN HARDWARE MODE

In hardware mode the MCLK, BCLK and MUTE pins are monitored to control how the device powers up or down, and this is summarised in Figure 25 below.




Figure 25 Hardware Power Sequence Diagram

#### Off to Enable

To power up the device to enabled, start MCLK and BCLK and set MUTE = 1.

#### Off to Standby

To power up the device to standby, start MCLK and BCLK and set MUTE = 0. Once the device is in standby mode, BCLK can be disabled and the device will remain in standby mode.

#### Standby to Enable

To transition from the standby state to the enabled state, set the MUTE pin to logic 1 and start BCLK.

#### Enable to Standby

To power down to a standby state leaving the charge pump running, either set the MUTE pin to logic 0 or stop BCLK. MCLK must continue to run in these situations. The device will automatically mute and power down quietly in either case.


**Note:** It is recommended that the device is placed in standby mode before sample rate change if the sample rate changes more than once in 1026 LRCLK periods, as detailed in Digital Audio Data Sampling Rates on page 23.

#### Enable to Off

To power down the device completely, stop MCLK at any time. It is recommended that the device is placed into standby mode as described above before stopping MCLK to allow a quiet shutdown.

For the timing of the off state to enabled state transition (power on to audio out timing), and the enabled state to standby state transition (the shutdown timing), please refer to WTN0302.

## POWER DOMAINS



**Figure 26 Power Domain Diagram**

Power Domain	Name	Blocks Using This Domain	Domain Description
<b>DAC Power Supplies</b>			
3.3V ± 10%	AVDD	Line Driver DAC DC Servo	Analogue Supply
3.3V ± 10%	LINEVDD	Charge Pump Digital LDO Digital Pad buffers	Analogue Supply
<b>Internally Generated Power Supplies and References</b>			
1.65V ± 10%	VMID	DAC, LDO	Ext decoupled resistor string
-3.3V ± 10%	CPVOUTN	Line Driver	Charge pump generated voltage

**Table 23 Power Domains**

## REGISTER MAP

The complete register map is shown below. The detailed description can be found in the relevant text of the device description. The WM8523 can be configured using the Control Interface. All unused bits should be set to '0' and access to unlisted registers should be avoided.

REG	NAME	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	DEFAULT
R0 (0h)	DEVICE_ID / SW RESET																8523h	
R1 (1h)	REVISION	0	0	0	0	0	0	0	0	0	0	0	0	0		CHIP_REV[2:0]	0000h	
R2 (2h)	PSCTRL1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SYS_ENA[1:0]	0000h	
R3 (3h)	AIF_CTRL1	0	0	0	0	0	0	0	DAC_D_EEMP	AIF_M_STR	AIF_LR_CLK_IN_V	AIF_BC_LK_INV	AIF_WL[1:0]	0	AIF_FMT[1:0]	1812h		
R4 (4h)	AIF_CTRL2	0	0	0	0	0	0	0	DAC_OP_MUX[1:0]		AIF_BCLKDIV[2:0]		AIF_SR[2:0]			0000h		
R5 (5h)	DAC_CTRL3	0	0	0	0	0	0	0	0	0	0	DAC_Z_C	DACR_MUTE	DACL_MUTE	DAC_VOL_UP_RAMP	DAC_VOL_DOWN_RAMP	0001h	
R6 (6h)	DAC_GAINL	0	0	0	0	0	0	DACL_VU									0190h	
R7 (7h)	DAC_GAINR	0	0	0	0	0	0	DACR_VU									0190h	
R8 (8h)	ZERO_DETECT	0	0	0	0	0	0	0	0	0	0	0	0	0	0	ZD_COUNT	0000h	

**Table 24 Register Map**

## REGISTER BITS BY ADDRESS

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R0 (00h) DEVICE_ID/ SW RESET	15:0	CHIP_ID[15:0]	1000_0101_0010_0011	Read this register to obtain Device ID in hex Write any value to this register to reset all register values to default.	Page 18

Register 00h DEVICE\_ID / SW RESET

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R1 (01h) REVISION	2:0	CHIP_REV[2:0]	000	<b>Device Revision Number</b> This number is incrementally updated each time the silicon is revised.	Page 18

Register 01h REVISION

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R2 (02h) PSCTRL1	1:0	SYS_ENA[1:0]	00	<b>System Power Control</b> 00 = Off 01 = Power down 10 = Power up to mute 11 = Power up to unmute	Page 23

Register 02h PSCTRL1

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R3 (03h) AIF_CTRL1	8	DAC_DEEMP	0	<b>DAC De-emphasis Control</b> 0 = No de-emphasis 1 = De-emphasis enabled	Page 27
	7	AIF_MSTR	0	<b>Master/Slave Select</b> 0 = Slave mode 1 = Master mode	Page 21
	6	AIF_LRCLK_INV	0	<b>LRCLK Inversion Control</b> 0 = Normal polarity 1 = Inverted polarity When AIF_FMT[2:0]=011 (DSP Mode): 0 = Mode A (2nd clock) 1 = Mode B (1st clock)	Page 21
	5	AIF_BCLK_INV	0	<b>BCLK Inversion Control</b> Slave mode: 0 = Use rising edge 1 = Use falling edge Master mode: 0 = BCLK normal 1 = BCLK inverted	Page 21
	4:3	AIF_WL[1:0]	10	<b>Audio Data Word Length</b> 00 = 16 bits 01 = 20 bits 10 = 24 bits 11 = 32 bits	Page 21
	2	Reserved	0	Reserved	
	2:0	AIF_FMT[1:0]	10	<b>Audio Data Interface Format</b> 00 = Right justified 01 = Left justified 10 = I <sup>2</sup> S format 11 = DSP mode	Page 21

**Register 03h AIF\_CTRL1**

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R4 (04h) AIF_CTRL2	7:6	DAC_OP_MUX[1:0]	00	<b>Digital Monomix Control</b> 00 = Stereo (normal operation) 01 = Mono (Left data to DACR) 10 = Mono (Right data to DAACL) 11 = Digital monomix, (L+R)/2	Page 27
	5:3	AIF_BCLKDIV[2:0]	000	<b>BCLK Divider Control (Master Mode)</b> 000 = MCLK/4 001 = MCLK/8 010 = 32fs 011 = 64fs 100 = 128fs 101 - 111 reserved	Page 21
	2:0	AIF_SR[2:0]	000	<b>MCLK:LRCLK Ratio</b> 000 = Auto detect 001 = 128fs 010 = 192fs 011 = 256fs 100 = 384fs 101 = 512fs 110 = 768fs 111 = 1152fs	Page 21

**Register 04h AIF\_CTRL2**

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R5 (05h) DAC_CTRL3	4	DAC_ZC	0	<b>Zero Cross Enable</b> 0 = Do not use zero cross 1 = Use zero cross	Page 24
	3	DACR_MUTE	0	<b>Right DAC Mute</b> 0 = Normal operation 1 = Mute	Page 27
	2	DACL_MUTE	0	<b>Left DAC Mute</b> 0 = Normal operation 1 = Mute	Page 27
	1	DAC_VOL_UP_RAMP	0	<b>DAC Digital Volume Increase Control</b> 0 = Apply volume increases instantly (step) 1 = Ramp volume increases	Page 25
	0	DAC_VOL_DOWN_RAMP	1	<b>DAC Digital Volume Decrease Control</b> 0 = Apply volume decreases instantly (step) 1 = Ramp volume decreases	Page 25

**Register 05h DAC\_CTRL3**

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R6 (06h) DAC_GAINL	9	DACL_VU	0	<b>Left DAC Digital Volume Update</b> 0 = Latch Left DAC volume setting into register map but do not update volume 1 = Latch Left DAC volume setting into register map and update left and right channels simultaneously	Page 24
	8:0	DACL_VOL[8:0]	1_1001_0000	<b>Left DAC Digital Volume Control</b> 0 0000 0000 = -100dB 0 0000 0001 = -99.75dB 0 0000 0010 = -99.5dB ...0.25dB steps 1 1001 0000 = 0dB ...0.25dB steps 1 1011 1110 = +11.75dB 1 11XX XXXX = +12dB	

**Register 06h DAC\_GAINL**

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R7 (07h) DAC_GAINR	9	DACR_VU	0	<b>Right DAC Digital Volume Update</b> 0 = Latch Right DAC volume setting into register map but do not update volume 1 = Latch Right DAC volume setting into register map and update left and right channels simultaneously	Page 24
	8:0	DACR_VOL[8:0]	1_1001_0000	<b>Right DAC Digital Volume Control</b> 0 0000 0000 = -100dB 0 0000 0001 = -99.75dB 0 0000 0010 = -99.5dB ...0.25dB steps 1 1001 0000 = 0dB ...0.25dB steps 1 1011 1110 = +11.75dB 1 11XX XXXX = +12dB	

**Register 07h DAC\_GAINR**

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R8 (08h) ZERO_DETECT	0	ZD_COUNT[1:0]	0	<b>Zero Detect Count Control</b> 0 = 1024 1 = 2048	Page 27

**Register 08h ZERO\_DETECT**


## DIGITAL FILTER CHARACTERISTICS

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>DAC Filter – 256fs to 1152fs</b>					
Passband	$\pm 0.1\text{dB}$			0.454fs	
Passband Ripple				0.1	dB
Stopband		0.546fs			
Stopband attenuation	$f > 0.546\text{fs}$	-50			dB
Group Delay			14.5		Fs
<b>DAC Filter – 128fs and 192fs</b>					
Passband	$\pm 0.1\text{dB}$			0.247fs	
Passband Ripple				0.1	dB
Stopband		0.753fs			
Stopband attenuation	$f > 0.753\text{fs}$	-50			dB
Group Delay			6.5		Fs


## TERMINOLOGY

1. Stop Band Attenuation (dB) – the degree to which the frequency spectrum is attenuated (outside audio band)
2. Pass-band Ripple – any variation of the frequency response in the pass-band region


## DAC FILTER RESPONSES




**Figure 27** DAC Digital Filter Frequency Response  
– 256fs to 1152fs Clock Modes



**Figure 28** DAC Digital Filter Ripple – 256fs to 1152fs Clock Modes




**Figure 29** DAC Digital Filter Frequency Response  
– 128fs and 192fs Clock Modes




**Figure 30** DAC Digital Filter Ripple – 128fs to 192fs Clock Modes


## DIGITAL DE-EMPHASIS CHARACTERISTICS




**Figure 31** De-Emphasis Frequency Response (32kHz)




**Figure 32** De-Emphasis Error (32kHz)




**Figure 33** De-Emphasis Frequency Response (44.1kHz)



**Figure 34** De-Emphasis Error (44.1kHz)




**Figure 35** De-Emphasis Frequency Response (48kHz)



**Figure 36** De-Emphasis Error (48kHz)

## APPLICATIONS INFORMATION

### RECOMMENDED EXTERNAL COMPONENTS




**Figure 37 Recommended External Components**

**Notes:**

1. Cirrus Logic recommends using a single, common ground plane. Where this is not possible, care should be taken to optimise split ground configuration for audio performance.
2. Charge Pump fly-back capacitor C5 should be placed as close to WM8523 as possible, followed by Charge Pump decoupling capacitor C1, then LINEVDD and VMID decoupling capacitors. See Recommended PCB Layout on p40.
3. Capacitor types should be chosen carefully. Capacitors with very low ESR are recommended for optimum performance.

## RECOMMENDED PCB LAYOUT




**Figure 38 Recommended PCB Layout**

**Notes:**

1. C5 should be placed as close to WM8523 as possible, with minimal track lengths to reduce inductance and maximise performance of the charge pump. Vias should be avoided in the tracking to C5.
2. C1 is then next most important and should also be placed as close as possible to the WM8523. Again, minimise track lengths and avoid vias to reduce parasitic inductance.
3. C2 and C4 are then next most important, and lastly C3.
4. The WM8523 evaluation board, details available at [www.cirrus.com](http://www.cirrus.com), shows an example of good component placement and layout to maximise performance with a minimal BOM.

## RECOMMENDED ANALOGUE LOW-PASS FILTER



**Figure 39 Recommended Analogue Low Pass Filter (one channel shown)**

An external single-pole RC filter is recommended if the device is driving a wideband amplifier. Other filter architectures may provide equally good results.

The filter shown in Figure 39 has a -3dB cut-off at 105.26kHz and a droop of 0.15dB at 20kHz. The typical output from the WM8523 is 2.1Vrms – when a 10kΩ load is placed at the output of this recommended filter the amplitude across this load is 1.99Vrms.

## RELEVANT APPLICATION NOTES

The following application notes, available from [www.cirrus.com](http://www.cirrus.com), may provide additional guidance for use of the WM8523.

### DEVICE PERFORMANCE:

WAN0129 – Decoupling and Layout Methodology for Wolfson DACs, ADCs and CODECs

WAN0144 – Using Wolfson Audio DACs and CODECs with Noisy Supplies

WTN0302 - WM8524 Recommended Power Sequence and Timing (for hardware mode)

### GENERAL:

WAN0108 – Moisture Sensitivity Classification and Plastic IC Packaging

WAN0109 – ESD Damage in Integrated Circuits: Causes and Prevention


WAN0158 – Lead-Free Solder Profiles for Lead-Free Components

WAN0161 – Electronic End-Product Design for ESD

## PACKAGE DIMENSIONS

DT: 20 PIN TSSOP (6.5 x 4.4 x 1.0 mm)

DM008.D



Symbols	Dimensions (mm)		
	MIN	NOM	MAX
A	-----	-----	1.20
A <sub>1</sub>	0.05	-----	0.15
A <sub>2</sub>	0.80	1.00	1.05
b	0.19	-----	0.30
c	0.09	-----	0.20
D	6.40	6.50	6.60
e	0.65 BSC		
E	6.4 BSC		
E <sub>1</sub>	4.30	4.40	4.50
L	0.45	0.60	0.75
θ	0°	-----	8°
REF:	JEDEC.95, MO-153		

NOTES:

- A. ALL LINEAR DIMENSIONS ARE IN MILLIMETERS.
- B. THIS DRAWING IS SUBJECT TO CHANGE WITHOUT NOTICE.
- C. BODY DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSION, NOT TO EXCEED 0.25MM.
- D. MEETS JEDEC.95 MO-153, VARIATION = AC. REFER TO THIS SPECIFICATION FOR FURTHER DETAILS.

---

**IMPORTANT NOTICE**

---

**Contacting Cirrus Logic Support**

For all product questions and inquiries, contact a Cirrus Logic Sales Representative.

To find one nearest you, go to [www.cirrus.com](http://www.cirrus.com).

---

For the purposes of our terms and conditions of sale, "Preliminary" or "Advanced" datasheets are non-final datasheets that include but are not limited to datasheets marked as "Target", "Advance", "Product Preview", "Preliminary Technical Data" and/or "Pre-production." Products provided with any such datasheet are therefore subject to relevant terms and conditions associated with "Preliminary" or "Advanced" designations. The products and services of Cirrus Logic International (UK) Limited; Cirrus Logic, Inc.; and other companies in the Cirrus Logic group (collectively either "Cirrus Logic" or "Cirrus") are sold subject to Cirrus Logic's terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, indemnification, and limitation of liability. Software is provided pursuant to applicable license terms. Cirrus Logic reserves the right to make changes to its products and specifications or to discontinue any product or service without notice. Customers should therefore obtain the latest version of relevant information from Cirrus Logic to verify that the information is current and complete. Testing and other quality control techniques are utilized to the extent Cirrus Logic deems necessary. Specific testing of all parameters of each device is not necessarily performed. In order to minimize risks associated with customer applications, the customer must use adequate design and operating safeguards to minimize inherent or procedural hazards. Cirrus Logic is not liable for applications assistance or customer product design. The customer is solely responsible for its product design, including the specific manner in which it uses Cirrus Logic components, and certain uses or product designs may require an intellectual property license from a third party. Features and operations described herein are for illustrative purposes only and do not constitute a suggestion or instruction to adopt a particular product design or a particular mode of operation for a Cirrus Logic component.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). CIRRUS LOGIC PRODUCTS ARE NOT DESIGNED, AUTHORIZED OR WARRANTED FOR USE IN PRODUCTS SURGICALLY IMPLANTED INTO THE BODY, AUTOMOTIVE SAFETY OR SECURITY DEVICES, NUCLEAR SYSTEMS, LIFE SUPPORT PRODUCTS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF CIRRUS LOGIC PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK AND CIRRUS LOGIC DISCLAIMS AND MAKES NO WARRANTY, EXPRESS, STATUTORY OR IMPLIED, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR PARTICULAR PURPOSE, WITH REGARD TO ANY CIRRUS LOGIC PRODUCT THAT IS USED IN SUCH A MANNER. IF THE CUSTOMER OR CUSTOMER'S CUSTOMER USES OR PERMITS THE USE OF CIRRUS LOGIC PRODUCTS IN CRITICAL APPLICATIONS, CUSTOMER AGREES, BY SUCH USE, TO FULLY INDEMNIFY CIRRUS LOGIC, ITS OFFICERS, DIRECTORS, EMPLOYEES, DISTRIBUTORS AND OTHER AGENTS FROM ANY AND ALL LIABILITY, INCLUDING ATTORNEYS' FEES AND COSTS, THAT MAY RESULT FROM OR ARISE IN CONNECTION WITH THESE USES.

This document is the property of Cirrus Logic, and you may not use this document in connection with any legal analysis concerning Cirrus Logic products described herein. No license to any technology or intellectual property right of Cirrus Logic or any third party is granted herein, including but not limited to any patent right, copyright, mask work right, or other intellectual property rights. Any provision or publication of any third party's products or services does not constitute Cirrus Logic's approval, license, warranty or endorsement thereof. Cirrus Logic gives consent for copies to be made of the information contained herein only for use within your organization with respect to Cirrus Logic integrated circuits or other products of Cirrus Logic, and only if the reproduction is without alteration and is accompanied by all associated copyright, proprietary and other notices and conditions (including this notice). This consent does not extend to other copying such as copying for general distribution, advertising or promotional purposes, or for creating any work for resale. This document and its information is provided "AS IS" without warranty of any kind (express or implied). All statutory warranties and conditions are excluded to the fullest extent possible. No responsibility is assumed by Cirrus Logic for the use of information herein, including use of this information as the basis for manufacture or sale of any items, or for infringement of patents or other rights of third parties. Cirrus Logic, Cirrus, the Cirrus Logic logo design, and SoundClear are among the trademarks of Cirrus Logic. Other brand and product names may be trademarks or service marks of their respective owners.

Copyright © 2009–2020 Cirrus Logic, Inc. All rights reserved.

---

**REVISION HISTORY**

DATE	REV	ORIGINATOR	CHANGES	PAGE
23/08/10	4.1	BT	Added minimum A-weighted SNR limit of 100dB Changed Group delay of 256/128fs filters from 10fs to 14.5fs and 6.5fs	9 40
05/07/13	4.2	JMacD	QFN part removed from datasheet.	various
15/01/20	4.3	PH	Ordering Information and Absolute Maximum Ratings updated – MSL information removed	3, 5