
PIC18F16Q20 Curiosity Nano



On-Board Peripherals		
LED0	RC7	Active Low
SW0	RA2	Active Low

Program / Debug Interface	
ICSP DAT	RA0
ICSP CLK	RA1
MCLR	RA3

IDE
Program Debug

Mass Storage
CURIOSITY (E:)

Drag & Drop Programming
helloworld.hex

Serial / CDC port	
UART[n]* TX	RC4
UART[n]* RX	RC5

*configure with Peripheral Pin Select (PPS)

Terminal
> Hello World!

DGI (Data Gateway Interface)	
Debug GPIO 0	RA2 (SW0)

Data Visualizer

TEST FIXTURE1



Curiosity Nano Test Fixture

Test1



TEST, PIC18F16Q20-CNANO

Test2



FW, CNANO-DEBUGGER

LABEL1



[ASSY# / REV]
SN: [SERIAL]
[DATE yyyy.mm.dd]

PCBA LABEL 18X6mm

"Text in Silkscreen on PCB"

S3
PIC18F16Q20_Curiosity_Nano_Revision_History.SchDoc

CNANO Template Revision: 2.3

Project Owner: ST				
PCB Layout Contact: TF				
PartNumber: EV73T25A	Project Title: PIC18F16Q20 Curiosity Nano			Variant: [No Variations]
Sheet Title: Top Level				
Size: A3	SCH #: 02-00457	Rev: 3	Date: 2026-10-29	
	PCB #: 04-11563	Rev: 3	Sheet 1 of 4	

File: PIC18F16Q20_Curiosity_Nano_TopLevel.SchDoc

Designed with Altium
Altium.com

PIC18F16Q20

	PIC18F16Q20	
Debugger	*Name*	*Pin*
CDC TX	UART[n] RX	**RC5**
CDC RX	UART[n] TX	**RC4**
DBG0	ICSPDAT	**RA0**
DBG1	ICSPCLK	**RA1**
DBG2	SW0 / GPIO0	**RA2**
DBG3	MCLR	**RA3**
VTG	**1.8V - 3.6V**	

RA4_SPI_SS
RC6_SPI_MISO
RB7_ANB7
RC3_SPI_MOSI
RA5_SPI_SCK
RC1_I2C_I3C1_SDA
RA1_ANA1_ICSPCLK
RC0_I2C_I3C1_SCL

U100
PIC18F16Q20

RA3_MCLR
RC5_UART_RX
RC4_UART_TX
RC3_SPI_MOSI
RC6_SPI_MISO
RC7_ANC7_LED0_PWM
RB7_ANB7
RB6_I3C2_SCL
RB5_I3C2_SDA

1 RA3/VPP/MCLR
2 RC5
3 RC4
4 RC3
5 RC6
6 RC7
7 RB7
8 RB6
9 RB5
10 VDDIO3
EPAD 21
20 OSC2/RA4
19 OSC1/RA5
18 VDD
17 VSS
16 ICSPDAT/RA0
15 ICSPCLK/RA1
14 RA2
13 RC0
12 RC1
11 VDDIO2

RA4_SPI_SS
RA5_SPI_SCK
RA0_ANA0_ICSPDAT
RA1_ANA1_ICSPCLK
RA2_ANA2_DBG2_SW0_INT0
RC0_I2C_I3C1_SCL
RC1_I2C_I3C1_SDA

VCC_TARGET
C100 0.1uF
GND

VCC_VDDIO3_P1V2
R105 0R
VDDIO3
J107
C101 0.1uF

VCC_TARGET
R106 0R
VDDIO2
J108
C102 0.1uF

J208 can be used to apply external power to VDDIO3, and J207 can be used to apply external power to VDDIO2.
Make sure to remove R200/R206 to disconnect on-board power before applying power to J208/207.

VDDIO2 powers MVIO pins RC0 and RC1

VDDIO3 powers MVIO pins RB5 and RB6

DEBUGGER CONNECTIONS

CDC_RX
CDC_TX
DBG0
DBG3
DBG1
DBG2
VOFF
ID_SYS

PROG/DEBUG Pull

DBG0
DBG1
R100 47k
R101 47k
GND

MCLR Pull

VCC_TARGET
R102 47k
RA3_MCLR

J100 DEBUGGER

1	RESERVED	VBUS	30
2	ID	VOFF	29
3	CDC RX	DBG3	28
4	CDC TX	DBG0	27
5	DBG1	GND	26
6	DBG2	VCC	25
7	0 TX	ADC 7	24
8	1 RX	ADC 6	23
9	2 SDA	ADC 5	22
10	3 SCL	PWM 4	21
11	4 MOSI	PWM 3	20
12	5 MISO	ADC2	19
13	6 SCK	ADC1	18
14	7 SS	ADC0	17
15	GND	GND	16

TARGET
EDGE 30P Female CNANO

VCC_VBUS
VCC_EDGE
J101 J103 J105 J106
J102 J104

RC4_UART_TX
RC5_UART_RX
RA1_ANA1_ICSPCLK
RA2_ANA2_DBG2_SW0_INT0
RC4_UART_TX
RC5_UART_RX
RC1_I2C_I3C1_SDA
RC0_I2C_I3C1_SCL
RC3_SPI_MOSI
RC6_SPI_MISO
RA5_SPI_SCK
RA4_SPI_SS

RA0_ANA0_ICSPDAT
RA1_ANA1_ICSPCLK
RB5_I3C2_SDA
RB6_I3C2_SCL
RC7_ANC7_LED0_PWM
RB7_ANB7
RA2_ANA2_DBG2_SW0_INT0

NOTE on I2C:

No pull-ups on board. Pull-ups should be mounted close to client device(s).

NOTE on UART/CDC:

RX/TX on the header denotes the input/output direction of the signal respective to it's source.

CDC TX is output from the DEBUGGER.
CDC RX is input to the DEBUGGER.
TX is output from the TARGET device.
RX is input to the TARGET device.

USER BUTTON

RA2_ANA2_DBG2_SW0_INT0
R103 1k
SW100 TACT SPST
GND
"SW0"
"RA2"

USER LED

RC7_ANC7_LED0_PWM
VCC_TARGET
D100 Yellow LED
R104 1k
"LED0"
"RC7"

TARGET BULK

VCC_EDGE
C103 2.2uF
GND

VDDIO3 REGULATOR


VCC_TARGET
U101
MCP1711/1.2V
VIN
VOUT
EP
SHDN
GND
C104 1uF
C105 1uF
"1.2V"
VCC_VDDIO3_P1V2

CNANO Template Revision: 2.3

Project Owner: ST	MICROCHIP
PCB Layout Contact: TF	
PartNumber: EV73T25A	Project Title: *PIC18F16Q20 Curiosity Nano* Variant: [No Variations]
Sheet Title: Target MCU	Designed with Altium — Altium.com
Size: A3 SCH #: 02-00457 Rev: 3 Date: 2026-10-29	
PCB #: 04-11563 Rev: 3 Sheet 2 of 4	
File: PIC18F16Q20_Curiosity_Nano_Target_MCU.SchDoc	

DEBUGGER

TARGET ADJUSTABLE REGULATOR



J200:
- Cut-strap used for full separation of target power from the level shifters and on-board regulators.
- For current measurements using an external power supply, this strap could be cut for more accurate measurements. Leakage back through the switch is in the micro ampere range.

J201:
- For current measurements using the on-board power supply, this strap must be cut and an ammeter connected across.


MIC5353:
Vin: 2.6V to 6V
Vout: 1.25V to 5.1V
Imax: 500mA
Dropout (typical): 50mV@150mA, 160mV @500mA
Accuracy: 2% initial
Thermal shutdown and current limit

Maximum output voltage is limited by the input voltage and the dropout voltage in the regulator.

ADJUSTABLE OUTPUT AND LIMITATIONS:
- The DEBUGGER can adjust the output voltage of the regulator between 1.25V and 5.1V to the target.
- The voltage output is limited by the input (USB), which can vary between 4.40V to 5.25V
- The level shifters have a minimal voltage level of 1.65V and will limit the minimum operating voltage allowed for the target to still allow communication.
- The MIC94163 has a minimal volatege level of 1.70V and will limit the minimum voltage delivered to the target.
- Firmware configuration will limit the voltage range to be within the the target specification.


Interface / Signal	ICSP TARGET	UPDI TARGET	SWD TARGET
CDC TX	UART RX	UART RX	UART RX
CDC RX	UART TX	UART TX	UART TX
DBG0	DAT	UPDI	SWDAT
DBG1	CLK	GPIO	SWCLK
DBG2	GPIO	GPIO	SWO/GPIO
DBG3	MCLR	RESET	RESET
VCC	-	-	-

DBG3 OPEN DRAIN



R210 is required to pull the Q200 gate to a defined value when the U206 is not powered


VBUS SLEW RATE- & CURRENT-LIMIT



SLEW RATE LIMIT:
- With C206 set to 2200pF, the slew rate of VCC_VBUS is limited to 2 V/ms by the power switch MIC2008.


CURRENT LIMIT:
- With R211 set to 470ohm, the current through the power switch MIC2008 is limited to 500mA.

DEBUGGER REGULATOR




MIC5528:
Vin: 2.5V to 5.5V
Vout: Fixed 3.3V
Imax: 500mA
Dropout: 260mV @ 500mA

VBUS START-UP DELAY



START-UP DELAY::
- With C208 set to 0.1uF and R214 set to 47kohm, the P-MOS is delaying the turn-on of VCC_DELAYED by ~1ms, compared to VBUS.


DEBUGGER USB-C CONNECTOR




TP200
TP201
"GND"


TP200 and TP201 are MTG Holes in the corners of the PCB in the DEBUGGER section labelled "GND" on the silkscreen.

TP200 and TP201 are MTG Holes in the corners of the PCB in the DEBUGGER section labelled "GND" on the silkscreen.






DEBUGGER TESTPOINT




Programming connector for factory programming of Debugger.

DEBUGGER POWER/STATUS LED



ID PIN




Project Owner: ST			
PCB Layout Contact: TF			
PartNumber: EV73T25A	Project Title: PIC18F16Q20 Curiosity Nano		Variant: [No Variations]
Sheet Title: Debugger			
Size: A3	SCH #: 02-00457	Rev: 3	Date: 2026-10-29
	PCB #: 04-11563	Rev: 3	Sheet 3 of 4

CNANO Template Revision: 2.3

Designed with Altium — Altium.com

File: PIC18F16Q20_Curiosity_Nano_Debugger.SchDoc






Table 9-3. Pull-Up Resistor Values

V_{PU} (1) (2)	8 mA		5 mA		3 mA	
	NOMINAL (Ω)	+10% (3) (Ω)	NOMINAL (Ω)	+10% (3) (Ω)	NOMINAL (Ω)	+10% (3) (Ω)
5 V	581	639	930	1023	1550	1705
3.3 V	369	406	590	649	983	1082
2.5 V	269	296	430	473	717	788
1.8 V	181	199	290	319	483	532
1.5 V	144	158	230	253	383	422
1.2 V	106	117	170	187	283	312

(1) Calculated for V_{OL} = 0.35 V
(2) Assumes output driver V_{OL} = 0.175 V at stated current
(3) +10% to compensate for V_{DD} range and resistor tolerance

Project Owner: ST				
PCB Layout Contact: TF				
PartNumber: EV73T25A	Project Title: *PIC18F16Q20 Curiosity Nano*	Variant: [No Variations]		
Sheet Title: **				
Size: B	SCH #: 02-00457	Rev: 3	Date: 2026-10-29	
	PCB #: 04-11563	Rev: 3	Sheet 4 of 4	
File: LevelTranslator_SOP_Socket.SchDoc				

MICROCHIP

Designed with Altium

Altium.com

Revision History

PCB Assembly Rev 1:

Design Changes:

Initial Design

PCB:

PCB revision 1

PCB Assembly Rev 2:

Design Changes:

Changed RA4 and RA5 net labels

PCB:

PCB revision 2
Silkscreen refers to the correct pins for SW0 and LED0.
Added UKCA logo to silkscreen

PCB Assembly Rev 3:

Design Changes:

- Changed USB connector to USB-C version
- Removed RC-filter and added start-up delay circuit instead
- Removed PTC and added current and slew-rate limter instead

PCB:

PCB revision 3
- Changed footprint for Level-shifters

CNANO Template Revision: 2.3

Project Owner: ST			
PCB Layout Contact: TF			
PartNumber: EV73T25A	Project Title: *PIC18F16Q20 Curiosity Nano*	Variant: [No Variations]	
Sheet Title: Revision History			Designed with Altium
Size: A3	SCH #: 02-00457 / PCB #: 04-11563	Rev: 3 / Rev: 3	Date: 2026-10-29 / Sheet: 5 of 5

Altium.com

File: PIC18F16Q20_Curiosity_Nano_Revision_History.SchDoc