Hardware Description Languages: Verilog

Jan Reineke






Step I: circuit design

- manual with paper and pencil
- at the level of individual transistors



Example: Intel 4004, 2.300 transistors, 108KHz, $10\mu m$ (excerpt) first mass-produced single-chip microprocessor!



http://www.4004.com/assets/redrawn-4004-schematics-2006-11-12.pdf Re-drawn schematics based on Revision G of the original Intel 4004 schematics by Intel Corporation (August 6, 1976). Schematic capture and design verification by Fred Huettig, Brian Silverman and Barry Silverman (February 2, 2006).



Step I: circuit design

- manual with paper and pencil
- at the level of individual transistors

Step II: Fabrication of photomasks for lithographic process

- manual labor
 - error prone





Photo courtesy of the Intel Corporation, as published on http://www.computerhistory.org/revolution/digital-logic/12/287/1614

Hardware design: Today



Hardware description languages

- Abstract from transistors
- Simulation
- Hardware synthesis using computer-aided design (CAD) programs
 - ► Field Programmable Gate Array (FPGA)
 - Application-Specific Integrated Circuit (ASIC)

Hardware design: Today



Hardware description languages

- Abstract from transistors
- Simulation
- Hardware synthesis using computer-aided design (CAD) programs
 - ► Field Programmable Gate Array (FPGA)
 - Application-Specific Integrated Circuit (ASIC)

In this course, we use ...

Verilog, originally developed by Gateway Design Automation in 1984

Other languages: VHDL, SystemVerilog, Chisel

Previous concepts in the course



Previous concepts in the course



Boolean functions $\mathbb{B}^n \to \mathbb{B}^m$ Boolean expressions $a \land b$ Combinatorial circuits

Previous concepts in the course



Boolean functions $\mathbb{B}^n \to \mathbb{B}^m$ Boolean expressions $a \land b$ Combinatorial circuits

Moore/Mealy automata
Memory elements (Flip-Flops, SRAM, ...)
Sequential circuits

Outlook




- 1 Introduction
- 2 Verilog for Hardware Synthesis
 - Combinatorial circuits
 - Sequential circuits
- 3 Simulation
 - Test benches
- 4 Optional: FPGA and Synthesis

Modules

UNIVERSITÄT DES SAARLANDES

Encapsulation of circuits



```
module name (
  input a,
  input [1:0] b,
  input c,
  output y
// functionality
endmodule
```

Assignments and Bitwise operators



- Assignment of signals via assign and =
- Bitwise operators correspond to gates And &, Or |, Negation ~, Xor ^

Example: Half adder

Assignments and Bitwise operators



- Assignment of signals via assign and =
- Bitwise operators correspond to gates And &, Or |, Negation ~, Xor ^

Example: Half adder

```
module halfadder(
  input a,
  input b,
  output s,
  output c
);
```

Assignments and Bitwise operators

UNIVERSITÄT DES SAARLANDES

- Assignment of signals via assign and =
- Bitwise operators correspond to gates And &, Or |, Negation ~, Xor ^

Example: Half adder

```
module halfadder(
   input a,
   input b,
   output s,
   output c
);
   assign s = a ^ b;
   assign c = a & b;
endmodule
```



- General form N'Bw
 - N number of bits
 - ▶ B basis of the numeral system
 - w sequence of numerals (digits)



- General form N'Bw
 - ► *N* number of bits (*independently* (!) of the employed numeral system)
 - ▶ B basis of the numeral system
 - w sequence of numerals (digits)



■ General form N'Bw

- ► *N* number of bits (*independently* (!) of the employed numeral system)
- B basis of the numeral system
- w sequence of numerals (digits)

Examples:

- ▶ binary numbers 4'b1011
- long binary numbers 8'b1010_0011
- without number of bits 'b101
- ▶ decimal 4'd5
- hexadecimal 8' ha3
- ▶ signed decimal number -3' sd5 (s for "signed")



- General form N'Bw
 - ► *N* number of bits (*independently* (!) of the employed numeral system)
 - ▶ B basis of the numeral system
 - w sequence of numerals (digits)
- Examples:
 - ▶ binary numbers 4'b1011
 - ▶ long binary numbers 8'b1010_0011
 - without number of bits 'b101
 - ▶ decimal 4'd5
 - ▶ hexadecimal 8' ha3
 - ▶ signed decimal number -3' sd5 (s for "signed")
- Don't-care values 3'b1xx (e.g. irrelevant signals in the MIPS decoder)
 - Simulation: simplifies debugging
 - Synthesis: more flexibility

Comparison and selection operators



- bit-by-bit (in)equality ==, !=
- unsigned comparison of values <, <=, ...
- ternary operator a ? b : c

Example: 4-bit multiplexer

Comparison and selection operators



- bit-by-bit (in)equality ==, !=
- unsigned comparison of values <, <=, ...
- ternary operator a ? b : c

Example: 4-bit multiplexer

```
module multiplexer(
  input s,
  input [3:0] x0,
  input [3:0] x1,
  output [3:0] y
);
```

Comparison and selection operators



- bit-by-bit (in)equality ==, !=
- unsigned comparison of values <, <=, ...
- ternary operator a ? b : c

Example: 4-bit multiplexer

```
module multiplexer(
  input s,
  input [3:0] x0,
  input [3:0] x1,
  output [3:0] y
);
  assign y = (s == 1'b0) ? x0 : x1;
endmodule
```

Hierarchical circuits




Instantiating modules

```
modulename instancename(
    .param1name(arg1name),
    .param2name(arg2name),
    ...
);
```


Temporary signals via wire








```
module fulladder(
  input a0,
  input b0,
  input c,
  output s0,
  output s1
);
```





```
module fulladder(
  input a0,
  input b0,
  input c,
  output s0,
  output s1
);
  wire ha0c, ha0s, ha1c;
```





```
module fulladder(
  input a0,
  input b0,
  input c,
  output s0,
  output s1
);
  wire ha0c, ha0s, ha1c;
  halfadder ha0(.a(a0), .b(b0), .c(ha0c), .s(ha0s));
```

 a_0 b_0

HA



```
module fulladder(
  input a0,
  input b0,
  input c,
  output s0,
  output s1
);
  wire ha0c, ha0s, ha1c;
  halfadder ha0(.a(a0), .b(b0), .c(ha0c), .s(ha0s));
  halfadder ha1(.a(ha0s), .b(c), .c(ha1c), .s(s0));
```

 a_0 b_0

HA



```
HA
module fulladder (
  input a0,
                                               HA
  input b0,
  input c,
  output s0,
  output s1
);
  wire ha0c, ha0s, ha1c;
  halfadder ha0(.a(a0), .b(b0), .c(ha0c), .s(ha0s));
  halfadder hal(.a(ha0s), .b(c), .c(ha1c), .s(s0));
  assign s1 = ha0c \mid ha1c;
endmodule
```

 a_0 b_0



■ Part-selects of a [7:0]
a [2] or a [1:0] or a [3 +: 4] (= a [6:3])



- Part-selects of a [7:0]
 a [2] or a [1:0] or a [3 +: 4] (= a [6:3])
- If e.g. a[7:0] = 10011011Then a[2] = 0, a[1:0] = 11, and a[6:3] = 0011.



■ Shift operation, logical (fills with zero) <<, >> E.g. 1010 >> 1 = 0101



- Shift operation, logical (fills with zero) <<, >> E.g. 1010 >> 1 = 0101
- Shift operation, arithmetic (keep sign) <<<,>>> E.g. 1010 >>> 1 = 1101



- Shift operation, logical (fills with zero) <<, >> E.g. 1010 >> 1 = 0101
- Shift operation, arithmetic (keep sign) <<<,>>> E.g. 1010 >>> 1 = 1101
- In practice, <<< and << behave the same.



■ Reduction &a of a[7:0]
is equivalent to a[7] & a[6] & ... & a[0]



- Reduction &a of a[7:0]
 is equivalent to a[7] & a[6] & ... & a[0]
- arithmetic operators (unsigned) +, *, ...

More operators



- Reduction &a of a [7:0]
 is equivalent to a [7] & a [6] & ... & a [0]
- arithmetic operators (unsigned) +, *, ...
- Concatenation of a and b into c[1:0]
 assign c[1:0] = {a, b};

More operators



- Reduction &a of a[7:0]
 is equivalent to a[7] & a[6] & ... & a[0]
- arithmetic operators (unsigned) +, *, ...
- Concatenation of a and b into c[1:0]
 assign c[1:0] = {a, b};
- Duplication of bits c[31:0] = {16{2'b10}} = c[31:0] = 1010101010101010101010101010101010

Outlook



- 1 Introduction
- 2 Verilog for Hardware Synthesis
 - Combinatorial circuits
 - Sequential circuits
- 3 Simulation
 - Test benches
- 4 Optional: FPGA and Synthesis

Memory elements



Two types of memories:

- level-triggered latches
- edge-triggered flip-flops

Memory elements



Two types of memories:

- level-triggered latches
- edge-triggered flip-flops

Both types of memory are *in principle* supported by Verilog, but not by all synthesis tools

 \Rightarrow We are only using edge-triggered flip-flops

Verilog syntax for flip-flops



Declaration of variable that can be used as a 1-bit memory:

```
reg q;
```

always block for assignment of reg variables.
 Execution depends on variables in sensitivity list.

```
always @(sensitivity list)
begin
...
end
```

- Edge detection posedge a and negedge a
- (Non-blocking) assignment <=</p>
- Common structuring elements within an always block: if, case



```
din DFFE out V Clk Pnable ENA FF
```


```
module dffe(
  input clk,
  input din,
  input enable,
  output out
);
```



```
din DFFE out X
```

```
module dffe(
  input clk,
  input din,
  input enable,
  output out
);
  reg q;
```






```
module dffe(
  input clk,
  input din,
  input enable,
  output out
);
  reg q;
  always @(posedge clk)
  begin
```


end





```
module dffe(
  input clk,
  input din,
  input enable,
  output out
);
  reg q;
  always @(posedge clk)
  begin
    if (enable)
      q \ll din;
  end
```





```
module dffe(
  input clk,
  input din,
  input enable,
  output out
);
  req q;
  always @(posedge clk)
  begin
    if (enable)
      q \ll din;
  end
  assign out = q;
endmodule
```

Example II: Cyclic 4-bit counter



```
module counter (
  input clock,
  input reset,
  output [3:0] count
  reg [3:0] q;
  always @(posedge clock)
  begin
    if (reset)
      q <= 4'b0;
    else
      q \le q + 1'b1;
  end
  assign count = q;
endmodule
```





```
module counter \# (parameter N = 4) (
  input clock,
  input reset,
  output [N-1:0] count
  req [N-1:0] q;
  always @(posedge clock)
  begin
    if (reset)
      q <= 'b0;
    else
      q \le q + 1'b1;
  end
  assign count = q;
endmodule
```

Outlook: always for combinatorial circuits



```
wire x, y;
assign x = a ? b : c;
assign y = a ? b : d ? c : e;
```

Outlook: always for combinatorial circuits



```
rea x, v;
                                     always @*
                                     begin
                                       if (a) begin
                                         x = b;
                                         v = b;
wire x, y;
                                       end else begin
assign x = a ? b : c;
                                         x = c;
assign y = a ? b : d ? c : e;
                                         if (d)
                                           y = c;
                                         else
                                           y = e;
                                       end
                                     end
```

⇒ reg and always can also be used for combinatorial circuits

Blocking and non-blocking assignments



Blocking assignment

```
reg x, y;
always @(posedge clk)
begin
  x = y;
  y = x;
end
```

Assignments are blocking, i.e., they are executed **sequentially** $\Rightarrow x$ and y are equal

Non-blocking assignment

```
reg x, y;
always @(posedge clk)
begin
  x <= y;
  y <= x;
end</pre>
```

Assignments are non-blocking, i.e., are conceptually executed in parallel $\Rightarrow x$ and y are exchanged

Rules for clean code



- 1 For memory elements use always @(pos/negedge clk),
 non-blocking assignments <= and req</pre>
- For simple combinatorial circuits assign, blocking assignments = and wire
- For complex combinatorial circuits always @*, blocking assignments = and reg
- 4 Never assign a signal multiple times (wire or reg), i.e., no two *active* assignments at the same time

Rules for clean code



- 1 For memory elements use always @(pos/negedge clk),
 non-blocking assignments <= and req</pre>
- For simple combinatorial circuits assign, blocking assignments = and wire
- 3 For complex combinatorial circuits always @★, blocking assignments = and reg
- 4 Never assign a signal multiple times (wire or reg), i.e., no two *active* assignments at the same time

Follow these rules

⇒ Otherwise: strange often, subtle errors

Outlook



- 1 Introduction
- 2 Verilog for Hardware Synthesis
 - Combinatorial circuits
 - Sequential circuits
- 3 Simulation
 - Test benches
- 4 Optional: FPGA and Synthesis

Test bench



A test bench is a Verilog module that

- 1 instantiates a module-under-test M,
- 2 generates input stimuli for M, and
- 3 optionally tests the correctness of the outputs of *M* automatically.



Use of delays:

statement 1; #5; statement 2; delays the sequential execution



Use of delays:

```
statement 1; #5; statement 2; delays the sequential execution
```

Once

```
initial
begin
  reset <= 1;
#22;
  reset <= 0;
end</pre>
```



Use of delays:

statement 1; #5; statement 2; delays the sequential execution

Once

```
initial
begin
  reset <= 1;
#22;
  reset <= 0;
end</pre>
```

Periodically

```
always
begin
  clk <= 1; #5; clk <= 0; #5;
end</pre>
```



Use of delays:

statement 1; #5; statement 2; delays the sequential execution

Once

```
initial
begin
  reset <= 1;
#22;
  reset <= 0;
end</pre>
```

■ Multiple times with

```
repeat(x)
```

Periodically

```
always
begin
  clk <= 1; #5; clk <= 0; #5;
end</pre>
```

Additional functions



Additional functions to control the simulation, non-synthesizable, thus mainly used in test benches

- \$finish stops the simulation
- \$readmemb/\$readmemh initializes memory elements
- \$dumpfile/\$dumpvars outputs variables as waveforms

Tools





Icarus: open-source simulator for Verilog

http://iverilog.icarus.com/

GTKWave: open-source visualization and analysis tool for waveforms

http://gtkwave.sourceforge.net/

Tools

Simulation



```
lcarus: open-source simulator for Verilog
http://iverilog.icarus.com/
```

GTKWave: open-source visualization and analysis tool for waveforms http://gtkwave.sourceforge.net/

Demo

Outlook




- 1 Introduction
- 2 Verilog for Hardware Synthesis
 - Combinatorial circuits
 - Sequential circuits
- 3 Simulation
 - Test benches
- 4 Optional: FPGA and Synthesis

Structure of an FPGA — Logic blocks




■ Look-up table (4LUT)




Can be used to implement an arbitrary Boolean function from $\mathbb{B}^4 \to \mathbb{B}$.

Register



Structure of a Field Programmable Gate Array¹






In addition: Dedicated components:

Memory blocks (8192 Bits), multipliziers (9 Bits), etc.

http://commons.wikimedia.org/wiki/File:Fpga_structure.svg


Structure of an FPGA — Network





Structure of an FPGA — Network





Compilation



- Analysis and elaboration
 - Syntax and semantics
 - Find dedicated components
- 2 Synthesis
 - Translation into logical blocks
- 3 Fitter
 - Place-and-Route
- 4 Assembler
- 5 Timing analysis
 - Computation of critical paths and maximal frequency

Example: Pong





 $\label{lem:https://commons.wikimedia.org/wiki/File:APF_TV_Fun_(with_paddle_model).jpg $$ Original from: http://www.flickr.com/photos/adampsyche/3085132136/$



State?

Behavior?



State?

- Position of left paddle
- Position of right paddle
- Position/speed of ball

Behavior?



State?

- Position of left paddle
- Position of right paddle
- Position/speed of ball

Behavior?

- Collision paddles
- Collision borders



State?

- Position of left paddle
- Position of right paddle
- Position/speed of ball

Behavior?

- Collision paddles
- Collision borders

Verilog implementation:

https://github.com/tdudziak/fpga-pong

Some applications of FPGAs



- Retro games http://bit.ly/1r9EMks
- Signal processing
- Hardware Prototyping
- Encryption of network traffic http://bit.ly/WkzpcE
- Parallel algorithms http://bit.ly/ZYOTJG, DES attack (2003) http://bit.ly/11ZKxze
- Earlier: Bitcoin mining (now: ASICs)