

(a) Define microprocessor along with its applications. Differentiate Harvard and von-Neumann architecture on the basis of storage.

A microprocessor is a central processing unit contained on a single integrated circuit or chip that are designed to execute instructions and manipulate data according to the instructions provided by the computer programs.

Applications of microprocessors are

- 1) They are used to build personal computers.
- 2) They are used in embedded systems such as microcontrollers for controlling devices like washing machines, microwave ovens, and automotive systems.
- 3) They are used in consumer electronics such as smartphone, digital cameras, etc.

#### Harvard Architecture

- 1) Both program instructions and data are stored & share the same have separate memory spaces.
- 2) Multiple buses are used by CPU to access instruction & data.
- 3) It is faster in execution comparatively.
- 4) Drawbacks: more complex and less flexible.

#### Von-Neuman architecture

- 1) Both program and data share the same memory.
- 2) Instructions & data are accessed by using single bus.
- 3) It is simple and flexible for simple general purpose computing.
- 4) Drawbacks: slower performance.

1b) What are the types of instructions depending on the word size? Explain different types of addressing modes of 8085 microprocessor.

→ The types of instructions depending on the word size are:

1) 8-bit microprocessor

2) 1-byte instructions: These instructions represent the opcode and the operand in one byte.

Eg: MOV B,A

2) 2-byte instructions: Two byte instruction is the type of instruction in which the first 8 bit indicates the opcode and the next 8 bits indicate the operand.

Eg: MVI A, 32H

3) 3-byte instructions: 3 byte instruction is the type of instruction in which the first 8 bits indicates the opcode and the next two bytes specify the 16-bit address. The lower address is represented in second byte and high-order address is represented in the third byte.

Eg: LDA 2050H

Types of addressing modes are:

1) Immediate Addressing: In this mode, the operand is specified directly in the instruction. For eg: MVI A, 10H.

- 1) Direct Addressing: In this mode, the operand is the address of the data <sup>in</sup> memory. Eg: LDA 2050H.
- 2) Register Addressing: The operand is contained in one of the registers of microprocessor. Eg: ADD B
- 3) Indirect Addressing: The address of the operand is stored in a register or memory location, and the actual operand is located at that address. For eg:  
MOV A, M.
- 4) Indexed Addressing: In this mode, an index register is added to a base address to generate the effective address of the operand. For eg: MOV A, [HL].
- 5) Write an ALP in 8085 to check whether the number stored in memory location 2060H is prime or not. If the number is prime store FFH in memory location C00FH else store 00H.
- MUL B, 02H  
LXI H, 2060H.  
MOV A, M  
CPI 01H.  
JZ NOT\_PRIME  
CPI 02H  
JZ IS\_PRIME

CHECK DIVISOR:

MOV C,A

MOV A,B  
CALL DIVIDE  
JZ NOT PRIME  
INX B  
MOV A,B  
CPI 40H  
JNC IS\_PRIME  
JMP CHECK\_PRIME  
IS\_PRIME:  
MVI M, FFH  
JMP END

NOT PRIME:

MVI M, 00H  
END:  
HLT

DIVIDE:

MOV D,A

XRA A

DIV\_LOOP:

CMP D

JNC DIV\_DONE

SUB D

INR A


JMP DIV\_LOOP

DIV\_DONE:

RET

2b) Define T-state. Draw the labelled timing diagram of instruction LXIH, 2050H.

⇒ T-state is one time period of frequency of microprocessor.



3a) Draw a well labelled architecture of 8086 microprocessor and discuss about BIU and EU

⇒




fig: 8086 microprocessor architecture

- BIU

The BIU is responsible for interfacing with the system bus. It handles fetching instructions and data from memory or I/O devices. BIU manages the address bus for memory access and generates the necessary control signals. It also handles the segmentation mechanism, which allows accessing more than 1 MB of memory. BIU prefetches the next instruction from memory while the current instruction is being executed, improving performance through instruction prefetching.

- EU

The EU is responsible for executing instructions fetched by the BIU.

It contains the Arithmetic Logic Unit (ALU) responsible for performing arithmetic and logical operations. EU decodes the instructions fetched by the BIU and executes them accordingly. It manages the general-purpose registers and performs data movement operations. EU controls the flow of instructions, including branching and looping, based on the results of executed operations.

3.b) What are assembler directives? Explain any six different assembler directives of 8086 microprocessor.

⇒ Assembler directives are instructions or commands that are used by an assembler to control the assembly process. Any six assembler directives of 8086 are:-

- 1) ORG : This directive specifies the starting address for the code or data segment. It tells the assembler where to place the following instructions or data in memory.
- 2) DB (Define Byte) :- used to define byte - sized data in memory. It allocates memory space for one or more bytes and initializes them with specified data values.
- 3) DW (Define Word) :- It is similar to DB but for word - sized data (2 bytes on the 8086). It allocates memory space for one or more words & initializes them with specified data value.
- 4) DS (Define Space) :- Reserves a block of uninitialized memory bytes or words. It allocates memory space for one or more words and initializes them with specified data values without initializing them with specific data values.
- 5) END : It marks the end of source file. It indicates to the assembler that it has reached the end of the source code and should stop assembling.
- 6) SEGMENT : It marks the start of a segment.

Q) Write an 8086 program to enter a string from the keyboard, count the no. of repetitions of letter 'a' or 'A'. If the count is even, display "POKHARA" else "UNIVERSITY".

• MODEL SMALL

• DATA DB

MSG1, "Enter a String: \$"

MSG2 DB 0DH, 0AH

MSG3 DB 0DH, 0AH

BUFFER DB 80 DUP('\$')

COUNT DB ?

• CODE

MAIN PROC

MOV AX, @DATA

MOV DS, AX

MOV AH, 09H

LEA DX, MSG1

INT 21H

MOV AH, 0AH

MOV DX, OFFSET BUFFER

INT 21H

MOV SI, OFFSET BUFFER + 1

MOV CX, 0

COUNT\_LOOP :

MOV AL, [SI]

CMP AL, 0DH

JF END\_COUNT

CMP AL, 'A'

JE INCREAS INCREMENT-COUNT

INC SI

JMP COUNT-LOOP

INCREMENT COUNT:

INC CX

INC SI

JMP COUNT-LOOP

END-COUNT:

MOV COUNT, CL

MOV AL, COUNT

AND AL, 01H

JZ EVEN-COUNT

JMP ODD-COUNT

EVEN COUNT:

MOV AH, 09H

LEA DX, MSG2

INT 21H

JMP END-PROGRAM

ODD COUNT:

MOV AH, 09H

LEA DX, MSG3

INT 21H

JMP END-PROGRAM

END PROGRAM:


MOV AH, 4CH

INT 21H

MAIN ENDP

END MAIN

4b) Design an address decoding circuit to interface one ROM chip of 2 KB and one RAM chip of 4 KB at address 0000H and F000H respectively.



Address Range.

FOR ROM

A<sub>15</sub> A<sub>14</sub> A<sub>13</sub> A<sub>12</sub> A<sub>11</sub> A<sub>10</sub> A<sub>9</sub> A<sub>8</sub> A<sub>7</sub> A<sub>6</sub> A<sub>5</sub> A<sub>4</sub> A<sub>3</sub> A<sub>2</sub> A<sub>1</sub> A<sub>0</sub> -

000H 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

7FFFH 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1


FOR RAM

A<sub>15</sub> A<sub>14</sub> A<sub>13</sub> A<sub>12</sub> A<sub>11</sub> A<sub>10</sub> A<sub>9</sub> A<sub>8</sub> A<sub>7</sub> A<sub>6</sub> A<sub>5</sub> A<sub>4</sub> A<sub>3</sub> A<sub>2</sub> A<sub>1</sub> A<sub>0</sub>

E000H 1 1 1 0 0 0 1 1 1 1 1 1 1 1 1 1 1

E7FFH 1 1 1 0 0 0 1 1 1 1 1 1 1 1 1 1 1

5a) draw and explain control word for 8255A PPI. Also, explain the different operating modes of 8255PPI



- **Mode Selection Bits (Bit 0-2):** These three bits determine the operating mode of each I/O port group (A, B, and C). The combination of these bits selects one of the six possible modes for each group.
- **Group A and Group B Mode Set/Reset (Bit 3 and Bit 4):** These bits allow you to individually set or reset the operating mode for Group A and Group B. Depending on the mode selected by the mode selection bits, these bits enable or disable certain features or functionalize associated with each group.
- **C0, C1 and C2 Bits (Bits 5-7):** These bits, also known as control bits, are used for additional mode selection.

or control. Their interpretation depends on the mode selected by the mode selection bits. In some modes, they may define additional parameters or functionalities.

Different operating modes.

### 1) Mode 0 - simple Input/Output mode (SIBO).

Both group A and Group B can be configured as input or output independently. No special control signals are needed for data transfer.

### 2) Mode 1 - Strobed Input/Output Mode:

Data transfer occurs only when a strobe signal is applied. Both Group A and Group B can be configured as input or output independently.

### 3) Mode 2 - Bi-directional Bus mode:

Both Group A and Group B act as bi-directional data bus lines.

### 4) Mode 3 - Combination of Simple and Strobed I/O.

One group operates as simple I/O, while the other group acts operates with strobed input/output.


### 5) Mode 4 - Combination of simple I/O and Bi-directional Bus:

one group operates as simple I/O, while the other group acts as bi-directional data bus.

Mode 5 - combination of strobed I/O and bi-directional bus: one group operates with strobed input/output, while the other group acts as a bidirectional data bus.

sb) What is synchronous serial data communication? With the help of block diagram explain the working of 8251 USART.

→ Synchronous serial data communication is a method of transmitting data where the sender and receiver use a shared clock signal to synchronize the timing of data transmission and reception. In this method, data is sent bit by bit over a single communication channel.



8251 USART works with following operations:

① Transmission:

Microprocessor writes data to the 8251's data register. 8251 converts parallel data to serial and transmits it out of the TX pin.

② Reception:

8251 receives serial data at the RX pin.

It converts serial data to parallel and stores in its data register.

③ Control and Status:

Microprocessor configures operation via control registers. Status register provides information like data availability.

④ Handshaking:

Supports handshaking signals for flow control between devices.

⑤ Interrupt

Generates interrupt to the microprocessor for events like data transmission/reception.

Q) What is Interrupt Vector Table (IVT)? Draw the IVT for 8086 microprocessor and explain different types of 8086 interrupts with respect to interrupt vector table.

⇒ The interrupt vector Table is a data structure used in microprocessor-based systems to store addresses of

interrupt service routines (ISRs), allowing the processor to quickly locate and execute the appropriate code when an interrupt occurs.

### ADDRESS

AVAILABLE INTERRUPT POINTERS (24)	3FFH	TYPE 2SS POINTER AVAILABLE	
	3FCH		
	084H	TYPE 33 POINTER: (AVAILABLE) TYPE 32 POINTER: (AVAILABLE)	
	080H		
	07FH	TYPE 31 POINTER <del>AVAILABLE</del> (RESERVED)	
RESERVED INTERRUPT POINTERS (27)			
	014H	TYPE 5 POINTER: (RESERVED) TYPE 4 POINTER	
	010H	OVERFLOW TYPE 3 POINTER	
	00CH	1-BYTE INT INSTRUCTION TYPE 2 POINTER	
	008H	NON-MASKABLE TYPE 1 POINTER	
DEDICATED INTERRUPT POINTERS (5)	004H	SINGLE STEP TYPE 0 POINTER	CS BASE ADDRESS
	000H	DIVIDE ERROR	IP OFFSET
16 bits			

### Hardware Interrupts (External Interrupts):

These interrupts are generated by external hardware devices connected to the microprocessor. Examples include keyboard interrupt, timer interrupt, disk I/O interrupt, and peripheral device interrupt.

### Software Interrupts (Internal Interrupts):


These interrupts are triggered by software instructions within the program code. Commonly used software interrupts include system calls, BIOS services, and other software-generated interrupts.

### Trap Interrupts:

Trap interrupts are special types of interrupts used for error handling or debugging purposes. They are similar to software interrupts but are typically used for non-markable situations, such as illegal instructions or division by zero errors. They are located at specific addresses within the IVT to handle these exceptional conditions.

What is interrupt? Draw well labelled architecture of Programmable Interrupt Controller (PIC) Intel 8259 and explain its working.

An interrupt is a signal sent by a hardware device or generated by software that temporarily halts the normal execution of a program by a microprocessor or microcontroller. Interrupts are used to handle events that require immediate attention, such as input/output operations, timer events, or errors.



- Data Bus Buffer : This tri-state, bidirectional 8-bit buffer is used to interface 8259A with the system data bus. Control words and status information are transferred through data bus buffer.
- Read/Write Control Logic : This function of this block is to accept commands from CPU and control the device. It contains the initialization command word register (ICW) and operational command register (OCW) to store various control formats for device operation.
- Status Registers :- Interrupt Request Register, In-service Register, Interrupt Mask Registers are used to indicate the active interrupt request inputs, contain the level of

interrupt being serviced and store the mask bits & non-masked bits respectively.

• Priority Resolver: this block determines the priority of bits set in IRR.

• Cascade Buffer:

This block is used for cascading multiple 8259s to handle more than 8 interrupts. CAS<sub>0</sub> - CAS<sub>7</sub> cascade lines are used as output from master to slave 8259s. SP/EN pin is used to identify master or slave 8259A. For master SP/EN = 1, for slave it's 0.

(Q7) Write short notes on:

b) Polled and vectored interrupt

Polled interrupt and vector interrupt are two different approaches used in microprocessor-based systems to handle interrupt requests efficiently.

Polled interrupts rely on the microprocessor continuously checking the status of a specific hardware device or condition to determine if an interrupt has occurred.

This checking is typically performed in a loop within the main program. While simple to implement, polled interrupts can be less efficient as they require the processor to devote processing time to constantly monitoring the interrupt status. This can result in wasted processing cycles, especially if the device being polled doesn't require immediate attention.

In contrast, vector interrupt use a more structured approach. When an interrupt occurs, the hardware sends a signal to the microprocessor along with an interrupt vector number, which identifies the source of the interrupt. The microprocessor then uses this vector number to index into an IVT, which contains the addresses of interrupt service routines corresponding to the different interrupt sources. By consulting the IVT, the processor can quickly locate and execute the appropriate ISR without the need for constant polling. This approach is more efficient as it minimizes processing overhead and allows the processor to respond promptly to interrupt requests -

a) Memory mapped I/O vs I/O mapped I/O.

Memory Mapped I/O

I/O mapped I/O

- |  |   |
|--|---|
| 1) Address is 16 bit                                     | 1) Address is 8 bit                                     |
| 2) <u>MEMR</u> <u>MEMW</u> control signals are used.     | 2) <u>IOR</u> and <u>IOW</u> control signals are used.  |
| 3) Data transfer is between any register and I/O device. | 3) Data transfer is between accumulator and I/O device. |
| 4) Decoding 16 bit address may require more hardware.    | 4) Decoding 8 bit address will require less hardware.   |
| 5) Instructions available are LDA, STA, LDAX, etc.       | 5) Instructions available are IN and OUT.               |

1(a) Differentiate Von Neumann and Harvard Architecture. (Done)

1(b) Explain ~~block diagram~~ pin layout of 8085 microprocessor in detail.

(OR)

Crystal	$X_1 \rightarrow$	1	40	$V_{CC}$	
Impact	$X_2 \rightarrow$	2	39	HOLD	
	Reset out	3	38	$\overline{HLD A.}$	
I/O	$SOD \leftarrow$	4	37	$\overline{CLK} (\text{out})$	Timing
	$SID \rightarrow$	5	36	Reset in	& Control
	Trap $\leftarrow$	6	35	Ready.	Signals.
Interrupts	$RST 7.5 \rightarrow$	7	34	$IO/M$	
	$RST 6.5 \leftarrow$	8	33	$S_1$	
	$RST 5.5 \rightarrow$	9	32	$V_{PP}$	
	INTR $\rightarrow$	10	31	$\overline{RD}$	
	INTA $\leftarrow$	11	30	$\overline{WR}$	
Address	$AD_0 \leftrightarrow$	12	29	$S_0$	
	$AD_1 \leftrightarrow$	13	28	$A_{15}$	
	$AD_2 \leftrightarrow$	14	27	$A_{14}$	
Data Bus	$AD_3 \leftrightarrow$	15	26	$A_{13}$	Address
	$AD_4 \leftrightarrow$	16	25	$A_{12}$	Bus
	$AD_5 \leftrightarrow$	17	24	$A_{11}$	
	$AD_6 \leftrightarrow$	18	23	$A_{10}$	
	$AD_7 \leftrightarrow$	19	22	$A_9$	
	$V_{SS} \rightarrow$	20	21	$A_8$	


• Address Bus lines are pins D<sub>0</sub> to D<sub>7</sub>, used for transmitting data between the microprocessor and memory or I/O devices. Pins such as RD, WR, ALE, IO/M, and other control signals, used to control data transfer and communication with memory and I/O devices. Pins such as INTR, INTA, SCD, SOD, RST, and others are used for interrupt handling, serial data communication, and reset operations. Pins x<sub>1</sub> and x<sub>2</sub> are the input and output pins for connecting an external crystal oscillator or clock source. Pins such as CLK, READY, and HOLD are used for clock timing and status indication. Pins such as RESET, HLDA, and S1/S0 are used for system initialization, hold acknowledgement, and status indication.

2) Describe arithmetic and data transfer group of instructions in 8085.

⇒ Arithmetic and data transfer group of instructions are described below as:

- 1) ADD : This instruction adds the content of a specified register or memory location to the accumulator and stores the result in the accumulator.
- 2) SUB : This instruction subtracts the content of a specified register or memory location from the accumulator and stores the result in the accumulator.
- 3) Increment (INR) : This instruction increments the content of a specified register or memory location by one.

- 4) ~~Decrement (DCR)~~: This instruction decrements the content of a specified register or memory location by one.
  - 5) ~~MOV~~: the instruction copies the content of a specified register or memory location into another register or memory location.
  - 6) ~~STA~~: This instruction transfers the content of the accumulator into a specific memory location.
  - 7) ~~MVI~~: It loads an immediate 8-bit data into register or memory location.
  - 8) ~~XCHG~~: It exchanges the content of the HL register pair with the content of the DE register pair.
- 2b) Draw a well labelled timing diagram for STA instruction.



3a) Write an assembly program for 8085 to find the square of the given numbers from memory location 6100H and store the result in memory location 7000H.

ORG 0000H

MVI C, 00H

MVI H, 61H

MVI L, 00H

LOOP:

MOV A, M

ADD A

STA F000H

INX H

JNRC

CPI 10H

JNZ LOOP

HLT

END

3b) Write or Explain programmable interrupt controller (8259) in detail (done).


4) Draw an address decoding circuit to interface : 4K x 8 ROM and 1K x 8 RAM with starting address 8000H.

$$4K = 4 \times 1024 = 4096$$

$$\text{No. of address} = \log_2(4096) = 12.$$

$$1K = 1024$$

$$\text{No. of address} = \log_2(1024) = 10$$

Address Range.

Address

For ROM

	A <sub>15</sub>	A <sub>14</sub>	A <sub>13</sub>	A <sub>12</sub>	A <sub>11</sub>	A <sub>10</sub>	A <sub>9</sub>	A <sub>8</sub>	A <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>
8000H	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
8FFFH	1	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1

For RAM

Address

For RAM

	A <sub>15</sub>	A <sub>14</sub>	A <sub>13</sub>	A <sub>12</sub>	A <sub>11</sub>	A <sub>10</sub>	A <sub>9</sub>	A <sub>8</sub>	A <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>
9000H	1	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
97FFFH	1	0	0	1	0	1	1	1	1	1	1	1	1	1	1	1

4b) Write an ALP to change lowercase string into uppercase  
OR

• DATA SEGMENT.

STR DB 'hello world\$'

LEN equ \$-STR

DATA SEG ENDS.

• CODE SEGMENT

ASSUME CS : CODE SEG, DS : DATA SEG,

START:

MOV AX, DATA SEG

MOV DS, AX

MOV SI, OFFSET STR1.

CONVERT LOOP:

MOV AL, [SI].

CMP AL, 'a'.

JB NOT LOWER

CMP AL, 'z'

JA NOT LOWER.

SUB AL, 20H

Mov [SI], AL

NOT LOWER.

INC SI

LOOP CONVERT LOOP.

Mov AH, 09H

LEA DX, STR1

INT 21H

MOV AH, 4CH

INT 21H

CODE SEG ENDS

END START.

5a) What are different pre-defined interrupts in 8086 mp?

Explain with the use of Interrupt Vector Table.

→ Different pre-defined interrupts in 8086 mp are:

- Hardware Interrupts (External Interrupts):

These interrupts are generated by external hardware devices to request attention from the microprocessor.

Example:

① INT 8h : Timer Interrupt (IRQ0) - generated by the programmable interval timer at regular intervals.

② INT 9h : generated by the keyboard controller when a key is pressed or released

- Software Interrupts (Internal Interrupts):

These interrupts are triggered by software instructions within the program.

Example:

① INT 21h : DOS Interrupt - provides various services through the DOS operating system, such as file operations, input/output, and system functions.

② INT 16h: Keyboard Services Interrupt - Used for keyboard input services, such as reading keystrokes.

• Other predefined interrupts:

① INT 20h: Terminate program - used to terminate a program and return control to the OS.

② INT 21h: Set Interrupt Vector - used to set the address of an interrupt service routine (ISR) for a specific interrupt vector.

### Use of IVT

- 1) provides a centralized mechanism for managing & handling interrupt requests from external hardware devices.
- 2) It maps each interrupt request to its corresponding Interrupt Service Routine (ISR), allowing the processor to quickly locate and execute the appropriate code when an error occurs.
- 3) It allows developers to customize interrupt handling by replacing default ISR addresses with custom ones.
- 4) By providing a lookup table of ISR addresses, it enables efficient & rapid response to interrupt requests without the need for extensive searching or processing overheads.

5b) Explain 8255-PPI in detail.




fig: 8255 Architecture,

- **Functionality:** The 8255 PPI provides parallel I/O capabilities, allowing a microprocessor to interface with peripheral devices such as keyboards, displays, sensors and actuators.
- **Architecture:** It consists of three 8-bit bidirectional I/O ports (Port A, Port B and Port C), each with its control and status registers. Port C can be further divided into two 4-bit nibbles. Port C (lower) and Port C (upper).
- **Modes of Operation:** The 8255 PPI supports several modes of operations:
  - Mode 0: simple I/O mode, where each port can be individually configured as input or output.

Mode 1: Strobed I/O mode, where data transfer occurs only when a strobe signal is applied.

Mode 2: Bidirectional bus mode, where port A acts as input and Port B as output, forming a bidirectional data bus.

Mode 3: Basic Input/Output mode, a combination of Mode 0 and Mode 1.

Mode 4: Combination of Mode 0 and bidirectional bus mode.

Mode 5: Combination of Mode 1 and bidirectional bus mode.

• Control Registers: It has several control registers:

Group A for configuring port A.

Group B for configuring Port B.


Group C for configuring Port C and defining operational modes.

• Status Register: It also includes status registers that provide information about the status of each I/O port, such as data ready, input/output status, and interrupt status.

• Interrupt Support: The 8255 PPI can generate interrupts to the microprocessor based on certain conditions, such as data transfer completion or external events, allowing for efficient handling of I/O operations.

Q) What is the importance of DMAC? Explain 8237A.

⇒ Direct Memory Access Controller (DMAC) is important because it helps the computer system transfer data bet<sup>n</sup> devices and memory without needing the CPU to manage every step. This speeds up data transfer, frees up the CPU for other tasks, and improves overall system performance.




8237 is a ~~chip~~ commonly used in computer systems to handle data transfer bet<sup>n</sup> peripherals and memory without involving the CPU for every operation. Here's a simple explanation:

- 1) Data Transfer: to move data between devices (like disc drives, keyboards, etc.) and memory without

needing the CPU to oversee every transfer.

- 2) CPU Offloading: by taking over data transfer tasks, it frees up the CPU to focus on other important tasks, improving overall system performance.
  - 3) Efficient Handling: The DMA operates independently, enabling fast and efficient data transfer, which is essential for tasks like file copying, disk I/O operations, and multimedia processing.
  - 4) Multitasking Support: It allows the CPU to handle multiple tasks simultaneously by managing data transfers in the background, enabling smoother operation of the system.
- Qb) Explain bus structure of microprocessor. What do you mean by synchronous and asynchronous bus.



- 1) Address Bus: It is used by microprocessor to specify the memory location or I/O port for data transfer. It carries the binary address information from the microprocessor to memory or I/O devices.
  - 2) Data Bus: The data bus is used to transfer data between the microprocessor and memory or I/O devices. It carries binary data in parallel form between the microprocessor and external components.
  - 3) Control Bus: The control bus consists of various control signals used to manage and co-ordinate the operation of microprocessor and other system components. These signals include read/write signals, bus request / acknowledge signals, clock signals, and interrupt signals.
- Synchronous buses synchronize data transfers with a common clock signal, ensuring precise timing and efficient high speed communication between devices. In contrast, asynchronous buses operate without a central clock, relying on handshaking signals for coordination, which offers flexibility but may result in slower data transfer rates. Synchronous buses are suitable for applications requiring high-speed and tightly synchronized data transfer, while asynchronous buses are simpler to implement.

and more flexibility in timing control. Ultimately, the choice between synchronous and asynchronous buses depends on the specific requirements and constraints of the system design.

7) Write short notes on:

2) Memory mapped I/O and I/O mapped I/O (done)

~~RTL Instructions:~~

3) Handshaking.

Handshaking refers to the process by which two or more devices establish and co-ordinate communication with each other. It involves a series of predefined signals or protocols exchanged between the devices to ensure that data transfer occurs smoothly and without error.

Initiation: Handshaking typically begins with one device sending a request or initiating communication with another device.

Acknowledgement: Upon receiving the request, the receiving device sends back an acknowledgement signal to confirm that it is ready to proceed with the communication.

Data Transfer: Once the acknowledgement is received, the devices exchange data according to the agreed upon protocol.

Completion: After the data transfer is complete, a final signal may be may be sent to indicate the end of communication or to signal readiness for the next operation.