{"payload":{"header_redesign_enabled":false,"results":[{"id":"597538521","archived":false,"color":"#adb2cb","followers":5,"has_funding_file":false,"hl_name":"kiclu/arp","hl_trunc_description":"RISC-V based microprocessor system for Altera DE0 FPGA board","language":"VHDL","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":597538521,"name":"arp","owner_id":37214960,"owner_login":"kiclu","updated_at":"2023-11-01T00:36:19.048Z","has_issues":true}},"sponsorable":false,"topics":["fpga","altera","risc-v","rv32i","de0","cyclone-iii"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":77,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Akiclu%252Farp%2B%2Blanguage%253AVHDL","metadata":null,"csrf_tokens":{"/kiclu/arp/star":{"post":"TAnG1meFq46HrIr7dxoB5bRR8mz0wEynMkMe2LiOuVPGGUZKYBqfhFn8OlijAOUK--t-ZZSCyeXsg-VtJ6Dm-g"},"/kiclu/arp/unstar":{"post":"4o74IlO9zbBHErV3JizVJ5grv0EDmN5BknAPtuaNIzpEEFOXoCu_an3VQy_1QpeP5CZphJ6y_Q5l11IyYFKGHg"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"BUfxAY6RoPlGmgOczcALYGKs5LEJXX06lusKlHRnSdirg17SE6IQvWh2T39vW9wU_Ca1XJSdM7cWSyTOV8AEDQ"}}},"title":"Repository search results"}