

(CO3098) LSI logic design Floating-point ALU Synthesis and LEC report

Submitted to: Mr. Huynh Phuc Nghi

Submitted by: To Hoang Phong - 2112012 Vu Huynh Tan Phat - 2114391

Ho Chi Minh University of Technology (HCMUT)

The faculty of Computer Science and Engineering



| Author  | Group 1    |
|---------|------------|
| Date    | 2024/04/08 |
| Version | 1          |

# Contents

| 1 | Syn | thesis                 | 3 |
|---|-----|------------------------|---|
|   | 1.1 | Synthesis result: Area | 3 |
|   | 1.2 | Synthesis result: qor  | 4 |
|   | 1.3 | Synthesis result: Time | 5 |
|   | 1.4 | Schematic              | 7 |
| 2 | LEC |                        | 7 |





## 1 Synthesis

Because FP\_ALU is a combinational circuit, we need to insert registers (flip-flops) between input signals and logic gates, and create a clk signal. The following diagram will illustrate the synthesis circuit:




Figure 1: The synthesis circuit

#### 1.1 Synthesis result: Area

```
[l01group3@ktmt LAB1]$ cat reports_Apr17-10\:06\:22/final_area.rpt
 Generated by:
                           Genus(TM) Synthesis Solution 19.13-s073_1
                           Apr 17 2024
FP_ALU_SYN
 Generated on:
                                         10:09:46 am
 Technology libraries:
                           slow 1v0
                           pll 0.0
CDK_S128x16 0.0
                           CDK S256x16 0.0
                           CDK_R512x16 0.0
                           physical_cells
                            slow 1v0
                           pll 0.0
CDK_S128x16 0.0
                           CDK_S256x16 0.0
CDK_R512x16 0.0
                           physical cells
 Operating conditions:
                           slow
 Interconnect mode:
                           global
 Area mode:
                           physical library
Instance Module Cell Count Cell Area Net Area
                                                         Total Area
P_ALU_SYN
                          4647 13001.455
                                             6040.296
                                                          19041.750
 tēigroupā@kimi LAĒi]$
```

Figure 2: The area for circuit





The cell area takes  $13001.455\mu m^2$  and the net area takes  $6040.296\mu m^2$ . In total, this circuit area takes  $19041.750\mu m^2$ . This is result after inserting registers (flip-flops) so the result of original circuit would be a little smaller.

### 1.2 Synthesis result: qor




Figure 3: Quality of Result

After many time synthesis, the clock 15ns will result in the most qualified result, which is 0.1ps critical path slack. The area also has changes. The cell area takes  $8701.831\mu m^2$  and the net area takes  $4808.677\mu m^2$ . In total, this circuit area takes  $13510.508\mu m^2$ .





### 1.3 Synthesis result: Time

There were 50 paths in general, so we only displayed 3 paths with the minimum slack. To read others, please click on this




Figure 4: Time path from para2\_ff\_reg[7] to zero

Description: We have slack = 0, which means that the design is critically working at the desired frequency in this path.





```
84
92
82
72
72
58
                                                                                                                                                                                 76
74
75
63
64
53
   g31810__3680/Y
g31807__5526/Y
g31801__5477/Y
                                                                                                                                                                                             7245
7320
                                                                                                                       NOR2X4
NAND2X6
                                                                                                                                                                                             7383
7447
   g31795
                 _
2883/Y
                                                                                                                       NAND2X6
Path 2: MET (108 ps) Late External Delay Assertion at pin out[14]
Group: clk
Startpoint: (R) para2_ff_reg[7]/CK
Clock: (R) clk
Endpoint: (R) out[14]
Clock: (R) clk
                                                               Launch
             Clock Edge:+
Src Latency:+
                                         .
15000
                                                                       0
0 (I)
0
            Net Latency:+
Arrival:=
                                                0 (I)
          Output Delay:-
        Required Time:=
Launch Clock:-
               Data Path:-
Slack:=
                                         108
  xceptions/Constraints:
   output_delay
                                                 7500
                                                                             bound_flasher_gate.s_line_8_80_1
```

Figure 5: Time path from para2\_ff\_reg[7] to out[14]

Description: We have slack = 108 > 0, which means that the design is meeting the timing and still it can be improved in this path.

```
g36625/Y
g36579/Y
g31955__35354/Y
g31930__9315/Y
g31882__2802/Y
                                                                                                                                                              76
119
139
55
68
                                                                                                                                                                         131
78
111
128
55
                                                                                                                                                                                      7020
7098
7209
7338
                                                                                                                  NOR3BX4
                                                                                                                  0AI21X4
                                                                                                                  NAND2X2
                                                                                                                  CLKAND2X6
    g34614/Y
                                                                                                                  INVX1
                                                                                                                                                                                      7392
Path 3: MET (111 ps) Late External Delay Assertion at pin out[13]
Group: clk
Startpoint: (R) para2_ff_reg[7]/CK
Clock: (R) clk
Endpoint: (R) out[13]
Clock: (R) clk
                                                              Launch
                                                                       0
0
0 (I)
               Clock Edge:+
                   Latency:+
Latency:+
                    Arrival:=
           Output Delay:-
         Required Timé:=
Launch Clock:-
                                           7500
                                           7389
                Data Path:-
Slack:=
Exceptions/Constraints:
output_delay
                                                                             bound_flasher_gate.s_line_8_81_1
                            Timing Point
                                                                                                                                      Fanout Load Trans Delay Arrival Instance
(fF) (ps) (ps) (ps) Location
                                                                              Flags
                                                                                                                                                                                  (ps) Location
   para2_ff_reg[7]/CK
para2_ff_reg[7]/Q
g18089/Y
g17976__5115/Y
                                                                                                                    (arrival)
                                                                                                                   DFFHQX8
CLKINVX4
                                                                                             CK->0
                                                                                                                                                                                         268
321
```

Figure 6: Time path from para2\_ff\_reg[7] to out[14]

Description: We have slack = 111 > 0, which means that the design is meeting the timing and still it can be improved in this path.





#### 1.4 Schematic

#### 2 LEC

In designs to be compared, first the key points are identified. The key points are the points whose value will be compared in the LEC mode to determine the equivalency. These may include the input and output ports of modules. Once key points are identified, mapping is done between the designs so that the corresponding points get mapped. Those which get mapped are the mapped points




Figure 7: Logic Equivalence checking of the circuit

Description: There was no non-equivalent point after LEC. All the key points of golden and revised design have been compared and there was no unmapped point after this process.

