# **HEF4077B**

## **Quad 2-input EXCLUSIVE-NOR gate**

Rev. 6 — 10 December 2015

**Product data sheet** 

### 1. General description

The HEF4077B is a quad 2-input EXCLUSIVE-NOR gate. The outputs are fully buffered for the highest noise immunity and pattern insensitivity to output impedance.

The HEF4077B operates over a recommended  $V_{DD}$  power supply range of 3 V to 15 V referenced to  $V_{SS}$  (usually ground). Unused inputs must be connected to  $V_{DD}$ ,  $V_{SS}$ , or another input.

### 2. Features and benefits


- Fully static operation
- 5 V, 10 V, and 15 V parametric ratings
- Standardized symmetrical output characteristics
- Specified from –40 °C to +85 °C
- Complies with JEDEC standard JESD 13-B

### 3. Ordering information

Table 1. Ordering information

Type number	Package									
	Temperature range	Name	Description	Version						
HEF4077BT	-40 °C to +85 °C	SO14	plastic small outline package; 14 leads; body width 3.9 mm	SOT108-1						

## 4. Functional diagram






### **Quad 2-input EXCLUSIVE-NOR gate**

## 5. Pinning information

### 5.1 Pinning



### 5.2 Pin description

Table 2. Pin description

Symbol	Pin	Description	
1A to 4A	1, 5, 8, 12	input	
1B to 4B	2, 6, 9, 13	input	
1Y to 4Y	3, 4, 10, 11	output	
V <sub>SS</sub>	7	ground (0 V)	
$V_{DD}$	14	supply voltage	

## 6. Functional description

Table 3. Functional table[1]

Input	Output	
nA	nB	nY
L	L	Н
L	Н	L
Н	L	L
Н	Н	Н

<sup>[1]</sup> H = HIGH voltage level; L = LOW voltage level.

### **Quad 2-input EXCLUSIVE-NOR gate**

## 7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to V<sub>SS</sub> = 0 V (ground).

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{DD}$	supply voltage		-0.5	+18	V
I <sub>IK</sub>	input clamping current	$V_{I} < -0.5 \text{ V or } V_{I} > V_{DD} + 0.5 \text{ V}$	-	±10	mA
VI	input voltage		-0.5	V <sub>DD</sub> + 0.5	V
I <sub>OK</sub>	output clamping current	$V_{O} < -0.5 \text{ V or } V_{O} > V_{DD} + 0.5 \text{ V}$	-	±10	mA
I <sub>I/O</sub>	input/output current		-	±10	mA
I <sub>DD</sub>	supply current		-	50	mA
T <sub>stg</sub>	storage temperature		-65	+150	°C
T <sub>amb</sub>	ambient temperature		-40	+85	°C
P <sub>tot</sub>	total power dissipation	$T_{amb} = -40  ^{\circ}\text{C} \text{ to + 85 } ^{\circ}\text{C}$			
		SO14 [1]	-	500	mW
Р	power dissipation	per output	-	100	mW

<sup>[1]</sup> For SO14 packages: above  $T_{amb}$  = 70 °C,  $P_{tot}$  derates linearly with 8 mW/K.

## 8. Recommended operating conditions

Table 5. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{DD}$	supply voltage		3	15	V
VI	input voltage		0	$V_{DD}$	V
T <sub>amb</sub>	ambient temperature	in free air	-40	+85	°C
Δt/ΔV	input transition rise and fall rate	V <sub>DD</sub> = 5 V	-	3.75	μs/V
		V <sub>DD</sub> = 10 V	-	0.5	μs/V
		V <sub>DD</sub> = 15 V	-	0.08	μs/V

### **Quad 2-input EXCLUSIVE-NOR gate**

## 9. Static characteristics

Table 6. Static characteristics

 $V_{SS} = 0$  V;  $V_I = V_{SS}$  or  $V_{DD}$ ; unless otherwise specified.

Symbol	Parameter	Conditions	V <sub>DD</sub> T <sub>amb</sub>		T <sub>amb</sub> = -40 °C		+25 °C	T <sub>amb</sub> =	Unit	
				Min	Max	Min	Max	Min	Max	
V <sub>IH</sub>	HIGH-level	I <sub>O</sub>   < 1 μA	5 V	3.5	-	3.5	-	3.5	-	V
	input voltage		10 V	7.0	-	7.0	-	7.0	-	V
			15 V	11.0	-	11.0	-	11.0	-	V
$V_{IL}$	LOW-level	I <sub>O</sub>   < 1 μA	5 V	-	1.5	-	1.5	-	1.5	V
	input voltage		10 V	-	3.0	-	3.0	-	3.0	V
			15 V	-	4.0	-	4.0	-	4.0	V
V <sub>OH</sub>	HIGH-level	I <sub>O</sub>   < 1 μA	5 V	4.95	-	4.95	-	4.95	-	V
output	output voltage		10 V	9.95	-	9.95	-	9.95	-	V
			15 V	14.95	-	14.95	-	14.95	-	V
V <sub>OL</sub>	LOW-level output voltage	I <sub>O</sub>   < 1 μA	5 V	-	0.05	-	0.05	-	0.05	V
			10 V	-	0.05	-	0.05	-	0.05	V
			15 V	-	0.05	-	0.05	-	0.05	V
I <sub>OH</sub>	HIGH-level	V <sub>O</sub> = 2.5 V	5 V	-	-1.7	-	-1.4	-	-1.1	mΑ
	output current	$V_0 = 4.6 \text{ V}$	5 V	-	-0.52	-	-0.44	-	-0.36	mA
		$V_0 = 9.5 \text{ V}$	10 V	-	-1.3	-	-1.1	-	-0.9	mΑ
		V <sub>O</sub> = 13.5 V	15 V	-	-3.6	-	-3.0	-	-2.4	mΑ
I <sub>OL</sub>	LOW-level	V <sub>O</sub> = 0.4 V	5 V	0.52	-	0.44	-	0.36	-	mA
	output current	$V_0 = 0.5 \text{ V}$	10 V	1.3	-	1.1	-	0.9	-	mA
		V <sub>O</sub> = 1.5 V	15 V	3.6	-	3.0	-	2.4	-	mA
II	input leakage current		15 V	-	±0.3	-	±0.3	-	±3.0	μΑ
I <sub>DD</sub>	supply current	all valid input combinations;	5 V	-	1.0	-	1.0	-	7.5	μΑ
		$I_O = 0 A$	10 V	-	2.0	-	2.0	-	15.0	μΑ
			15 V	-	4.0	-	4.0	-	30.0	μΑ
Cı	input capacitance			-	-	-	7.5	-	-	pF

### **Quad 2-input EXCLUSIVE-NOR gate**

## 10. Dynamic characteristics

Table 7. Dynamic characteristics

 $T_{amb}$  = 25 °C; waveforms see <u>Figure 4</u>; test circuit, see <u>Figure 5</u>; unless otherwise specified. [1]

Symbol	Parameter	Conditions	$V_{DD}$	Extrapolation formula	Min	Тур	Max	Unit
t <sub>PHL</sub>	HIGH to LOW	nA or nB to nY	5 V	48 ns + (0.55 ns/pF)C <sub>L</sub>	-	75	150	ns
	propagation delay		10 V	24 ns + (0.23 ns/pF)C <sub>L</sub>	-	35	70	ns
			15 V	22 ns + (0.16 ns/pF)C <sub>L</sub>	-	30	55	ns
t <sub>PLH</sub>	LOW to HIGH	nA or nB to nY	5 V	43 ns + (0.55 ns/pF)C <sub>L</sub>	-	70	145	ns
	propagation delay		10 V	19 ns + (0.23 ns/pF)C <sub>L</sub>	-	30	60	ns
			15 V	17 ns + (0.16 ns/pF)C <sub>L</sub>	-	25	50	ns
t <sub>t</sub>	transition time		5 V [2]	10 ns + (1.00 ns/pF)C <sub>L</sub>	-	60	120	ns
			10 V	9 ns + (0.42 ns/pF)C <sub>L</sub>	-	30	60	ns
			15 V	6 ns + (0.28 ns/pF)C <sub>L</sub>	-	20	40	ns

<sup>[1]</sup> The typical value of the propagation delay and output transition time can be calculated with the extrapolation formula (C<sub>L</sub> in pF).

Table 8. Dynamic power dissipation


 $V_{SS} = 0 \text{ V; } t_r = t_f \le 20 \text{ ns; } T_{amb} = 25 \text{ °C.}$ 

Symbol	Parameter	$V_{DD}$	Typical formula	where:
$P_D$	dynamic power dissipation	5 V	$P_D = 850 \times f_i + \Sigma (f_o \times C_L) \times V_{DD}^2 (\mu W)$	$f_i$ = input frequency in MHz;
		10 V	$P_D = 4500 \times f_i + \Sigma (f_o \times C_L) \times V_{DD}^2 (\mu W)$	fo = output frequency in MHz;
		15 V	$P_D = 114700 \times f_i + \Sigma (f_0 \times C_L) \times V_{DD}^2$	$C_L$ = output load capacitance in pF;
			(μW)	$\Sigma(f_0 \times C_L)$ = sum of the outputs;
				$V_{DD}$ = supply voltage in V.

<sup>[2]</sup>  $t_t$  is the same as  $t_{THL}$  and  $t_{TLH}$ .

### **Quad 2-input EXCLUSIVE-NOR gate**

### 11. Waveforms




Measurement points are given in Table 9.

Logic levels:  $V_{OL}$  and  $V_{OH}$  are typical output voltage levels that occur with the output load.

Fig 4. Input to output propagation delay and output transition times

Table 9. Measurement points

Supply voltage	Input	Output
$V_{DD}$	V <sub>M</sub>	V <sub>M</sub>
5 V to 15 V	0.5V <sub>DD</sub>	0.5V <sub>DD</sub>



Test data is given in Table 10.

Definitions for test circuit:

DUT = Device Under Test.

 $\ensuremath{C_L}$  = load capacitance including jig and probe capacitance.

 $R_{T}\!=\!$  termination resistance should be equal to the output impedance  $Z_{o}$  of the pulse generator.

Fig 5. Test circuit


Table 10. Test data

Supply voltage	Input	Load	
$V_{DD}$	VI	t <sub>r</sub> , t <sub>f</sub>	CL
5 V to 15 V	V <sub>SS</sub> or V <sub>DD</sub>	≤ 20 ns	50 pF

## 12. Package outline

### SO14: plastic small outline package; 14 leads; body width 3.9 mm

SOT108-1



UNI	Γ A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	bp	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	HE	L	Lp	Q	v	w	у	Z <sup>(1)</sup>	θ
mm	1.75	0.25 0.10	1.45 1.25	0.25	0.49 0.36	0.25 0.19	8.75 8.55	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8°
inche	es 0.069	0.010 0.004	0.057 0.049	0.01		0.0100 0.0075	0.35 0.34	0.16 0.15	0.05	0.244 0.228	0.041	0.039 0.016	0.028 0.024	0.01	0.01	0.004	0.028 0.012	0°

#### Note

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE				
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE		
SOT108-1	076E06	MS-012				<del>99-12-27</del> 03-02-19		
SOT108-1	076E06	MS-012				<u> </u>		

Package outline SOT108-1 (SO14) Fig 6.

HEF4077B

### **Quad 2-input EXCLUSIVE-NOR gate**

## 13. Abbreviations

#### Table 11. Abbreviations

Acronym	Description
CDM	Charged-Device Model
CMOS	Complementary Metal Oxide Semiconductor
DUT	Device Under Test
ESD	ElectroStatic Discharge
НВМ	Human Body Model
MM	Machine Model
TTL	Transistor-Transistor Logic

## 14. Revision history

### Table 12. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes	
HEF4077B v.5	20151210	Product data sheet	-	HEF4077B v.4	
Modifications:	Type number HEF4077BP (SOT27-1) removed.				
HEF4077B v.4	20140718	Product data sheet	-	HEF4077B_CNV_3	
Modifications:	<ul> <li>The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors.</li> </ul>				
	<ul> <li>Legal texts have been adapted to the new company name where appropriate.</li> </ul>				
	Data sheet is imported into latest template.				
HEF4077B_CNV_3	19950101	Product specification	-	-	

#### **Quad 2-input EXCLUSIVE-NOR gate**

### 15. Legal information

#### 15.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

#### 15.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

#### 15.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

HEF4077B

All information provided in this document is subject to legal disclaimers.

© NXP Semiconductors N.V. 2015. All rights reserved.

#### **Quad 2-input EXCLUSIVE-NOR gate**

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond

NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

#### 15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

### 16. Contact information

For more information, please visit: <a href="http://www.nxp.com">http://www.nxp.com</a>

For sales office addresses, please send an email to: salesaddresses@nxp.com

**HEF4077B NXP Semiconductors** 

### **Quad 2-input EXCLUSIVE-NOR gate**

### 17. Contents

1	General description 1
2	Features and benefits
3	Ordering information 1
4	Functional diagram 1
5	Pinning information 2
5.1	Pinning
5.2	Pin description 2
6	Functional description 2
7	Limiting values
8	Recommended operating conditions 3
9	Static characteristics 4
10	Dynamic characteristics 5
11	Waveforms 6
12	Package outline
13	Abbreviations 8
14	Revision history 8
15	Legal information9
15.1	Data sheet status 9
15.2	Definitions
15.3	Disclaimers
15.4	Trademarks10
16	Contact information 10
17	Contents

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.