# HAND IN

answers recorded on question paper


# **Queen's University Faculty of Engineering and Applied Science** Department of Electrical and Computer Engineering **ELEC 371 Microprocr. Interfacing & Embedded Systems**

### **Final Examination**

**15 December 2018** 

Instructor: Dr. N. Manjikian

Student ID (please print clearly)



- No aids are permitted (NO CALCULATORS, no notes, no textbooks).
- The duration of the exam is three hours.
- There are six sections (questions). Attempt all of them.
- The pages of this examination must remain stapled together.
- Proctors are unable to respond to queries about the interpretation of exam questions. Do your best to answer exam questions as written.

1	/15
2	/15
3	/10
4	/15
5	/15
6	/30
Total	/100

This material is copyrighted and is for the sole use of students registered in ELEC 371 and writing this exam. This material shall not be distributed or disseminated. Failure to abide by these conditions is a breach of copyright and may also constitute a breach of academic integrity under the University Senate's Academic Integrity Policy Statement.

#### **Question 1: Bus Interface and Address Decoding (15 marks)**

(a) A system with a 16-bit address space consists of a five-step processor, ROM, RAM, and three I/O devices. ROM is 16 kbytes, RAM is 8 kbytes, and <u>each</u> I/O is 4 kbytes. ROM is at address <u>0x0000</u>. RAM is *immediately after* ROM. <u>Design & show</u> address decoding logic, and fill in the table.

Device	Start	End

- (b) Within an FPGA, briefly describe the nature of the address line connections.
- (c) Within an FPGA, briefly describe data line connections FROM the processor.
- (d) Within an FPGA,  $\underline{\text{describe or show}}$  the  $\underline{\text{data}}$  line connections  $\underline{\textit{TO}}$  the processor.

## **Question 2: Bus/Memory Interface Timing (15 marks)**

This question uses the configuration from Question 1(a) of this examination.

Consider the following instruction at the specified address in memory.

address

contents

corresponding instruction

0x00002B34

0x018ACD17

Idw r6, 0x2B34(r0)

Complete the timing diagram below for five cycles constituting the execution of the  $\underline{ldw}$  instruction above. Use `——' for unknown or irrelevant waveform values.

	cycle 1	cycle 2	cycle 3	cycle 4	cycle 5
clk	304 (1944)				
mem_addr_out					
mem_read		***************************************			
mem_write					
rom_active					
ram_active					
1 <sup>st</sup> I/O device active					
2 <sup>nd</sup> I/O device active			***************************************		
3 <sup>rd</sup> I/O device active					
data_from_procr					
data_to_procr					

### **Question 3: Parallel Port Programming (10 marks)**

A system based on the Nios II has an *output parallel port* with a *data register* and a *status register*. Bit  $\underline{2}$  is the flag bit in the status register. Both registers in the parallel port interface are word-sized. Assume that there are symbols PORT\_DATA and PORT\_STATUS defined in an assembly-language source file, with associations to the relevant addresses for the interface registers. *The addresses fit in 16 bits*.

<i>guage</i> which accep elements in the list	outine SendDataToPort ots a pointer to a list of t. The subroutine should al device attached to the	word-sized elemen I use a loop to tran	ts and the <u>numbe</u> sfer elements of
Name and the second sec			
***************************************			
•			
·			
Jen			
***************************************			
*			
		-1	
<del>}</del>			
add/addi/sub/subi,	and/andi/or/ori/andhi/orhi,	ldw/ldb/ldwio/ldbio,	

add/addi/sub/subi, and/andi/or/ori/andhi/orhi, ldw/ldb/ldwio/ldbio, stw/stb/stwio/stbio, mov/movi/movia, br/beq/bne/blt/bgt/ble/bge, slli/srli, call/ret, trap/eret, rdctl/wrtcl, registers r0 to r31 (r0 always 0), sp/ra/ea/et are register aliases, other special registers are status/estatus/ienable/ipending, directives .equ/.text/.org/.global/.word/.byte/.skip

## **Question 4: Interrupt Hardware and Programming (15 marks)**

estatus:

ISR:

This	s question concerns interrupt hardware and software for the Nios II processor.
(a)	Briefly, in one line, indicate the purpose of the processor registers below.
	ienable:
	ipending:
	status:

(b) Describe or show the logic in a parallel port that just generates an IRQ signal, where the port has a data register, a control register, and a status register.

(c) Assume that a system has two parallel ports A, B that generate interrupts. Assume <a href="mailto:assm.-lang.">assm.-lang.</a> subroutines HandlePortA and HandlePortB that perform the necessary processing to respond to port A, B interrupts. Show <a href="mailto:complete">complete</a> and <a href="mailto:modular">modular</a> asm.-lang. code for an exception handler that checks hardware interrupt sources, invokes subroutines, and returns to the main program.

_
_
_

### Question 5: Embedded Systems and System-on-a-Chip Design (15 marks)

(a) Embedded systems are characterized as being \_\_\_\_\_, which means that (b) Microcontroller chips are typically designed to achieve three objectives: \_\_\_\_\_\_, \_\_\_\_\_\_, and \_\_\_\_\_\_\_. (c) Identify and briefly describe three design issues related to embedded systems. (d) Explain two ways in which embedded systems <u>differ</u> from general computers. (e) Identify and describe the two forms of processors found within FPGA chips. (This question is *not* about different variations of the Nios II processor.) (f) Identify the two ways in which the circuitry within an FPGA chip is configured. Indicate the situation/circumstances associated with each configuration method.

#### Question 6: Embedded Application Programming in C (30 marks)

A system-on-a-chip FPGA hardware configuration has been defined as follows:

Nios II processor (no address range)  ROM (0x00000000-0x00003FFF)  Address 13 3 2 1 0  0x00005000 RUN TO Sta	atus
(0X0000000-0X00003FFF)   3X00003FFF	
timer 0 $(0\times00005000-0\times0000500F)$ $\prec$ $0\times00005004$ STOP START CONT ITO Co	ntrol
timer 1 (0x00006000-0x0000600F) <sub>0x00005008</sub> Sta	art (lo)
8-hit input port data reg (0v00006000)	, ,
8-bit output port data reg. (0x00006B00)	art (hi)
JTAG UART (data reg. 0x00006C00,	1
status reg 0x00006C04)  USE BACKS OF PAGES	1
RAM (0x00007000-0x00007FFF) <b>TO DRAFT A SOLUTION</b>	J

Use the specifications below to write a  $\underline{\boldsymbol{c}}$  program for the above system hardware.

- The vendor-provided exception handler will call a function interrupt\_handler().
- Write interrupt\_handler() to do <u>full checking</u> to identify the interrupt source.
- Assume that macros NIOS2\_WRITE\_IENABLE(), NIOS2\_WRITE\_STATUS(), and NIOS2\_READ\_IPENDING() are available in the header file nios2\_control.h.
- Bit 0 of ipending/ienable is for timer 0. Bit 1 of ipending/ienable is for timer 1.
- The 8-bit parallel <u>input</u> port is connected to an external analog-to-digital chip that <u>continuously</u> gives 8-bit data that is from a temperature measurement. For simplicity, the 0-255 range corresponds directly to Celsius temperature.
- The 8-bit parallel <u>output</u> port controls a heating element. For simplicity, only two output values are to be used: 0 for heater off and 128 for 50% heat.
- The control algorithm is as follows: if the temperature is below 98 deg. Celsius, turn on 50% heat; if the temperature is above 102 deg. Celsius, turn heat off.
- With a 50-MHz clock input, an interrupt interval of 1 sec is required for timer 0.
   On each timer 0 interrupt, have code within the ISR apply the above algorithm.
- An interrupt interval of 0.25 sec (12,500,000 cycles) is required for timer 1. On each timer 1 interrupt, notify the main program that 0.25 sec has elapsed.
- In the main program, the notification it receives every 0.25 sec should cause it to print a backspace character '\b' followed by a single character to reflect the current temperature: 'L' if below 98 deg. Celsius, '-' if between 98 and 102, 'H' if above 102 deg. Celsius. (Print a blank space <u>before</u> entering main loop.)
- For the JTAG UART, the upper 16 bits of the *status* register indicate the amount of space available in the output buffer. A character is sent to the output buffer by writing a *word* to the *data* register with the character in the low 8 bits. Check for space in the JTAG UART output buffer before sending a character.
- Structure the code such that interrupt\_handler() calls a separate function for performing the needed work to respond to each detected interrupt source.
- Required functions: void Init (void);/\*hardware/software initialization\*/void PrintChar (unsigned int ch); /\* print a char \*/void HandleTimer0 (void); /\* called ONLY by ISR \*/void HandleTimer1 (void); /\* called ONLY by ISR \*/void interrupt handler (void); /\* the ISR \*/int main (void); /\* main program with main loop \*/
- On the following pages, present the functions in the order listed above.

	_
	_
	_
, and the second	
	-
	_
	_
	-
	_
	_
	-
	_
	_
	_

-
-
_
-