

Top Level

PWR
PWR

Input
Input

ADC_Core
ADC_Core

FPGA_Conn
FPGA_Conn

ADC_IN

ADC_IN

ADC_LVDS

ADC_LVDS

Level Shifter
Level Shifter

ADC_SPI

ADC_SPI

ADC_SPI_3V3

ADC_SPI_3V3

PWDN_3V3

PWDN_3V3

TRI-STATE

TRI-STATE

PDWN

PDWN



ST1
PTH-M2D5X5



GND



ST2
PTH-M2D5X5



GND



ST3
PTH-M2D5X5



GND







ST4
PTH-M2D5X5




GND

Title			
Top Level			
Size	Number		Revision
A			
Date:	9/14/2025		Sheet of
File:	C:\Users\...\Top_Level.SchDoc		Drawn By:




Title			PWR	
Size	Number		Revision	
A				
Date:	9/14/2025		Sheet of	
File:	C:\Users\...\PWR.SchDoc		Drawn By:	


0.9V Buffer Circuit



0.9V Buffer Circuit



Title		
ADC Driver CM Voltage Set		
Size	Number	Revision
A		
Date:	9/14/2025	Sheet of
File:	C:\Users\...\ADC_Driver_VOCM_Set.SchDoc	Drawn By:



Title			Level Shifter	
Size	Number		Revision	
A				
Date:	9/14/2025		Sheet of	
File:	C:\Users\...\Level Shifter.SchDoc		Drawn By:	