

Efficient Deep Learning Systems

Optimizing training pipelines

Max Ryabinin

Plan for today

- Understanding performance limits
- Mixed precision training
 - When and why to use it
 - How to enable it and utilize it to the fullest
 - Dealing with stability in training
- Storing and loading training data efficiently
- Profiling DL code

DL performance indicators

- When do we want to optimize our code?
 - When do we know we're "good enough"?
- Ultimately, hardware performance is the limiting factor
- If most of the time is spent on *useful* computations, then our code is close to optimal
- How do we know if we're close to the limit?


nvidia-smi (the wrong way)

- On most Linux systems with a GPU driver, you have an easy way to check GPU status
- However, its utilization metric **does not show what you think!**

```
NVIDIA-SMI 460.73.01    Driver Version: 460.73.01    CUDA Version: 11.2
```

GPU	Name	Persistence-M	Bus-Id	Disp.A	Volatile Uncorr. ECC		
Fan	Temp	Perf	Pwr:Usage/Cap	Memory-Usage	GPU-Util	Compute M.	MIG M.
0	Tesla V100-SXM2...	On	00000000:00:1E.0	Off		0	
N/A	53C	P0	256W / 300W	491MiB / 16160MiB	77%	Default	N/A

- It shows the percentage of time when the GPU was running *anything*
 - A dummy kernel running
- Various indicators from DCGM report actual use of full GPU resources



The right way: Model FLOPS Utilization

- Defined as the ratio of observed FLOPS (floating point operations/second) to theoretical maximum FLOPS on given hardware [1]
- A system-independent metric that indicates end-to-end performance
- Rule of thumb: MFU >45% is a good efficiency target
- Many benchmarks published [2], but beware of different ways to compute FLOPS!

Model	# of Parameters (in billions)	Accelerator chips	Model FLOPS utilization
GPT-3	175B	V100	21.3%
Gopher	280B	4096 TPU v3	32.5%
Megatron-Turing NLG	530B	2240 A100	30.2%
PaLM	540B	6144 TPU v4	46.2%

H100 80GB BF16 (Large Scale, >= 128 GPUs)

Model	SeqLen (T)	# GPUs	GPU	MFU	HFU	Model TFLOP	MicroBatchSize	GradAccum	GlobalBatchSize
70b	2048	512	h100_80gb	41.25	55.0	408	8	1	4096
70b	2048	256	h100_80gb	42.42	56.56	419	8	1	2048
70b	2048	128	h100_80gb	43.36	57.81	428	8	1	1024
30b	2048	512	h100_80gb	40.27	53.69	398	8	1	4096
30b	2048	256	h100_80gb	40.89	54.52	404	8	1	2048
30b	2048	128	h100_80gb	41.85	55.8	414	8	1	1024

[1] PaLM: Scaling Language Modeling with Pathways. Chowdhery et al., 2022

[2] github.com/mosaicml/llm-foundry/tree/main/scripts/train/benchmarking#results


GPU compute saturation: takeaways

- The performance limits are defined by how much of hardware we can effectively utilize
- Use MFU/HFU or specialized hardware counters from DCGM [1] to get most accurate measures
- Beware of different ways to compute FLOPs (both for model computations and for hardware)

[1] docs.nvidia.com/datacenter/dcgm/latest/user-guide/feature-overview.html#profiling-metrics

Floating point numbers

- Neural networks require real numbers...
- ...which need to be represented in finite memory
- Single precision (FP32) is the default format with 4 bytes of storage



$$\text{value} = (-1)^{\text{sign}} \times 2^{\text{E}-127} \times \left(1 + \sum_{i=1}^{23} b_{23-i} 2^{-i} \right)$$


- Special values (0, NaN, $\pm\text{inf}$) are encoded by exponent values

Why use low precision?

- Can we go smaller than 32 bits? Should we?
- Key benefits:
 - Reduced memory usage (duh)
 - Faster performance (due to higher arithmetic intensity or smaller communication footprint)
 - Can use specialized hardware for even faster computation
- Makes your code prone to spectacular explosions :)


Floating point formats

- Naive FP16 is not the only option!
- Specialized formats preserve dynamic range for computations



Switching to lower precision

- FP16 exists since CUDA 8, just allocate the tensor/cast it to `half`
- BF16 is available on CPUs, TPUs and recent GPUs [1], `Tensor.bfloat16()` in PyTorch
- TF32 can be enabled for you on Ampere GPUs
(was enabled in PyTorch by default until 1.12)
 - Never exposed as a data type, only as a type for specific operations [2]




[1] pytorch.org/xla/release/1.9/index.html#xla-tensors-and-bfloat16

[2] developer.nvidia.com/blog/accelerating-ai-training-with-tf32-tensor-cores

Tensor Cores

- Specialized computation units available in latest generations of NVIDIA GPUs (since Volta)
- Allow the user to speed up $D = A \times B + C$ by up to 8-16x (claimed)



Tensor Cores

- Specialized computation units available in latest generations of NVIDIA GPUs (since Volta)
- Allow the user to speed up $D = A \times B + C$ by up to 8-16x (claimed)
- Enabled not only for TF32/FP16/BF16 (Ampere), but even for INT8/INT4
- You do not specify their usage manually!

Utilizing Tensor Cores

- To enable them, you either need recent CUDA or specific size constraints:

Table 1. Tensor Core requirements by cuBLAS or cuDNN version for some common data precisions. These requirements apply to matrix dimensions M, N, and K.



Tensor Cores can be used for...	cuBLAS version < 11.0 cuDNN version < 7.6.3	cuBLAS version ≥ 11.0 cuDNN version ≥ 7.6.3
INT8	Multiples of 16	Always but most efficient with multiples of 16; on A100, multiples of 128.
FP16	Multiples of 8	Always but most efficient with multiples of 8; on A100, multiples of 64.
TF32	N/A	Always but most efficient with multiples of 4; on A100, multiples of 32.
FP64	N/A	Always but most efficient with multiples of 2; on A100, multiples of 16.

[1] docs.nvidia.com/deeplearning/performance/dl-performance-matrix-multiplication/index.html#requirements-tc

[2] developer.download.nvidia.com/video/gputechconf/gtc/2019/presentation/s9926-tensor-core-performance-the-ultimate-guide.pdf

Utilizing Tensor Cores

- To enable them, you either need recent CUDA or specific size constraints:



[1] docs.nvidia.com/deeplearning/performance/dl-performance-matrix-multiplication/index.html#requirements-tc

[2] developer.download.nvidia.com/video/gputechconf/gtc/2019/presentation/s9926-tensor-core-performance-the-ultimate-guide.pdf

Utilizing Tensor Cores


- To enable them, you either need recent CUDA or specific size constraints:
- Run GPU profiler to check if they are used (`([i|s|h](\d)+` in kernel names)
- Also, DL profilers can indicate Tensor Core eligibility and usage

[1] docs.nvidia.com/deeplearning/performance/dl-performance-matrix-multiplication/index.html#requirements-tc

[2] developer.download.nvidia.com/video/gputechconf/gtc/2019/presentation/s9926-tensor-core-performance-the-ultimate-guide.pdf

Mixed precision training

- Training in pure FP16 hardly works
- Some operations (e.g. matrix multiplication) can work, others (softmax, batch normalization) need higher precision
- Mixed precision training casts layer activations to appropriate data types
- Supported in popular DL frameworks (e.g. torch.cuda.amp)



- Increases the training throughput due to the use of Tensor Cores (MFU trickier to compute)
- Decreases the memory usage by half... or not?

Memory savings of AMP

- Let's count the number of bytes per parameter for standard training with Adam:

FP32:

- Parameters — 4 bytes
- Gradients — 4 bytes
- Optimizer statistics — 8 bytes

16 bytes per parameter in total

AMP:


- Parameters — 2 bytes
- Master parameters — 4 bytes
- Gradients — 2 bytes (sometimes 4)
- Optimizer statistics — 8 bytes

Also 16 bytes per parameter!

- The only major savings come from reduced activation memory

FP8 training


- On latest hardware (e.g., H100), we have even lower precision formats
- E4M3 is used for weights and activations, E5M2 is best for gradients
- Extra tricks (per-tensor scaling) required to maintain accuracy
- Use github.com/NVIDIA/TransformerEngine to leverage this
- In PyTorch: github.com/pytorch/ao/tree/main/torchao/float8




AMP: takeaways

- Use more efficient data types when available
- Mind the sizes/operation types
- Don't expect significant memory savings for large models
- In many cases, this is easy to integrate through standard tools

Bottlenecks in data loading



Bottlenecks in data loading




Bottlenecks in data loading

Fork me on GitHub

Latency Numbers Every Programmer Should Know

2020



Bottlenecks in data loading

- Sometimes the models aren't so compute-intensive...
- We still want to process the data efficiently!
- Need to be mindful of hardware/network performance and the CPU code
- Two components: what to read and how to read
- Obvious part: read data in parallel
(several processes, asynchronously with computation)

Storage formats


- Raw files are often easy to visualize, but storage-inefficient (especially when accessing external storage)
- In some cases, you might benefit from better formats:
 - For structured data, Apache Arrow/Protobuf/msgpack etc.
 - For images, apply non-random “heavy” processing before training
 - For language data, tokenize the texts and store integer indices only

Minimizing preprocessing time

- Reading the data and feeding it into the model can also be slow
 - For large images, you can be bound by CPU operations
 - For sequence data, you can waste time on padding tokens

Performance of image loading

- When reading images, consider the code that reads them :)
- Default PIL.Image.Open can be highly inefficient!
Use at least Pillow-SIMD
- Use better decoders (e.g. jpegturbo, nvJPEG from DALI)





Performance of image loading

- When reading images, consider the code that reads them :)
- Default PIL.Image.Open can be highly inefficient!
Use at least Pillow-SIMD
- Use better decoders (e.g. jpegturbo, nvJPEG from DALI)
- Heavy groups of augmentations can also slow you down
 - Consider moving them to GPU (e.g. kornia, DALI)
 - In most cases, you can switch to efficient implementations

Optimal sequence processing

- For sequential data, padding in batches is necessary
- However, padding the ENTIRE dataset can lead to redundant timesteps
- It's usually better to store samples without padding and use `collate_fn`
- Also, bucket examples by length to further minimize padding
- ...or, even pack multiple examples into the same sequence

Padded sequences sorted by decreasing lengths



Data pipelines: takeaways


- Consider the performance/size of your storage when loading the data
- Use better deserialization primitives when available
- Try to avoid obvious inefficiencies when building task-specific pipelines

Profiling: what and why

- In benchmarking, we measure the speed of our program as a black box
- Profiling is a process of determining the runtime of parts of your program
- More of a “white box” approach

How to profile Python code?

- cProfile as a standard tool built into Python
- Sampling-based profilers (scalene etc.)
- Some of them (e.g. py-spy) even allow to attach to running code!



Collecting samples from 'python examples/lastfm.py' (python v3.6.3)
Total Samples 300
GIL: 24.33%, Active: 100.00%, Threads: 2

%Own	%Total	OwnTime	TotalTime	Function (filename:line)
36.00%	36.00%	0.360s	0.360s	fit (implicit/als.py:139)
26.00%	26.00%	0.260s	0.260s	fit (implicit/als.py:141)
23.00%	23.00%	0.230s	0.230s	fit (implicit/als.py:160)
13.00%	13.00%	0.580s	0.580s	tocsr (scipy/sparse/csc.py:151)
1.00%	1.00%	0.120s	0.230s	_call_with_frames_removed (<frozen importlib._bootstrap>:219)
1.00%	1.00%	0.010s	0.010s	__subclasscheck__ (abc.py:231)
0.00%	0.00%	0.040s	0.040s	__init__ (scipy/sparse/coo.py:159)
0.00%	0.00%	0.000s	0.040s	<module> (numpy/lib/__init__.py:8)
0.00%	0.00%	0.000s	0.010s	<module> (h5py/tests/common.py:37)
0.00%	0.00%	0.000s	0.010s	<module> (email/parser.py:12)
0.00%	0.00%	0.130s	0.130s	bm25_weight (implicit/nearest_neighbours.py:149)
0.00%	0.00%	0.000s	0.010s	<module> (tqdm/_tqdm.py:24)
0.00%	0.00%	0.000s	0.010s	<module> (h5py/tests/old/__init__.py:4)
0.00%	0.00%	0.030s	0.030s	__init__ (scipy/sparse/coo.py:158)
0.00%	0.00%	0.000s	0.170s	__init__ (scipy/sparse/coo.py:170)
0.00%	0.00%	0.000s	0.020s	_check (scipy/sparse/coo.py:277)
0.00%	0.00%	0.050s	0.050s	_mul_vector (scipy/sparse/coo.py:572)
0.00%	0.00%	0.000s	0.210s	bm25_weight (implicit/nearest_neighbours.py:146)
0.00%	0.00%	0.000s	0.010s	_find_spec (<frozen importlib._bootstrap>:914)
0.00%	0.00%	0.010s	0.010s	_get_default_tempdir (tempfile.py:216)
0.00%	0.00%	0.000s	0.160s	_handle_fromlist (<frozen importlib._bootstrap>:1017)
0.00%	1.00%	0.000s	0.210s	_find_and_load_unlocked (<frozen importlib._bootstrap>:955)
0.00%	0.00%	0.000s	0.010s	<module> (numpy/compat/py3k.py:14)

Press **Control-C** to quit, or **?** for help.

How to profile GPU code?


- nvprof is the low-level profiling tool
- Gives you the performance of low-level kernel launches and copies

```
==9261== Profiling application: ./tHogbomCleanHemi
==9261== Profiling result:
Time(%)      Time      Calls      Avg      Min      Max      Name
58.73%    737.97ms    1000    737.97us  424.77us  1.1405ms subtractPSFLoop_kernel(float co
38.39%    482.31ms    1001    481.83us  475.74us  492.16us findPeakLoop_kernel(MaxCandidat
 1.87%     23.450ms         2    11.725ms  11.721ms  11.728ms [CUDA memcpy HtoD]
 1.01%     12.715ms    1002    12.689us  2.1760us  10.502ms [CUDA memcpy DtoH]
```


How to profile PyTorch code?

- High-level: [torch.utils.bottleneck](#)
- Older API: [torch.autograd.profiler](#)
- Newer one: [torch.profiler](#)

PyTorch Profiler + trace viewer



```
device = 'cuda'


activities = [ProfilerActivity.CPU, ProfilerActivity.CUDA, ProfilerActivity.XPU]

model = models.resnet18().to(device)
inputs = torch.randn(5, 3, 224, 224).to(device)

with profile(activities=activities) as prof:
    model(inputs)

prof.export_chrome_trace("trace.json")
```


Nsight Systems/Nsight Compute




developer.download.nvidia.com/video/gputechconf/gtc/2019/presentation/s9339-profiling-deep-learning-networks.pdf

Profiling: typical patterns




Profiling: typical patterns



Pattern: GPU Compute Bound

paulbridger.com

All Ops executed by Device




- This is the best case!
- You need to optimize the model itself (lower precision, faster kernels etc)

Pattern: CPU CUDA API Bound

paulbridger.com

Device executes ops faster than Host can dispatch




- Operations run faster than kernels are scheduled
- Also happens during inference
- You need to optimize the CUDA API calls (torch.compile, TorchScript) or have more compute-intensive operations (e.g. larger batches)

Pattern: Synchronization Bound

paulbridger.com

Op computation is interleaved between Device (A, C, E) and Host (B, D)



Because ops are sequentially dependent constant synchronization is required

- CPU and GPU processing are too heavily interleaved
- Remove unnecessary synchronization points, execute as much work on the GPU as possible

Profiling: takeaways

- A very useful tool for understanding the performance of your pipeline
- Can be applied to both CPU and GPU code
- Depending on the required granularity of measurements, you can use different approaches